Datasheet > 651S

651S

更新时间： 2023-12-20 18:46:27

阅读下载

获取价格

如果您发现信息不准确，欢迎纠错

651S 数据手册

Low Skew 1 to 4 Clock Buffer

651S

DATASHEET

Description

Features

The 651S is a low cost, high-speed single input to four output

clock buffer. The 651S has best in class Additive Phase Jitter

of sub 50fsec.

• Low additive phase jitter RMS: 50fs

• Extremely low skew outputs (50ps)

• Low cost clock buffer

IDT makes many non-PLL and PLL based low skew output

devices as well as Zero Delay Buffers to synchronize clocks.

Contact IDT for all of your clocking needs.

• Packaged in 8-pin SOIC and 8-pin DFN, Pb-free

• Input/Output clock frequency up to 200 MHz

• Non-inverting output clock

• Ideal for networking clocks

• Operating Voltages: 1.8V to 3.3V

• Output Enable mode tri-states outputs

• Advanced, low power CMOS process

• Extended temperature range (-40°C to +105°C)

Block Diagram

ICLK

Output Enable

651S REVISION A 03/18/15

12 3 4 5 6 7...13

下载PDF

型号	品牌	描述	获取价格	数据表
651SAA-1244.16	CTS	PECL Output Clock Oscillator, 1244.16MHz Nom	获取价格
651SAA-1333.03	CTS	PECL Output Clock Oscillator, 1333.03MHz Nom	获取价格
651SAB-1244.16	CTS	PECL Output Clock Oscillator, 1244.16MHz Nom	获取价格
651SAB-1333.03	CTS	PECL Output Clock Oscillator, 1333.03MHz Nom	获取价格
651SBA-1244.16	CTS	PECL Output Clock Oscillator, 1244.16MHz Nom	获取价格
651SBA-1333.03	CTS	PECL Output Clock Oscillator, 1333.03MHz Nom	获取价格