IDT5V9955
INDUSTRIALTEMPERATURERANGE
3.3VPROGRAMMABLESKEWDUALPLLCLOCKDRIVERTURBOCLOCKW
3.3V PROGRAMMABLE
SKEW DUAL PLL CLOCK
DRIVER TURBOCLOCK™ W
IDT5V9955
PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES OCTOBER 28, 2014
FEATURES:
DESCRIPTION
• Ref input is 5V tolerant
The IDT5V9955 is a high fanout 3.3V PLL based clock driver intended
forhighperformancecomputinganddata-communicationsapplications.A
keyfeatureoftheprogrammableskewistheabilityofoutputstoleadorlag
the REF input signal. The IDT5V9955 has sixteen programmable skew
outputs in eight banks of 2. The two separate PLLs allow the user to
independently control A and B banks. Skew is controlled by 3-level input
signals that may be hard-wired to appropriate HIGH-MID-LOW levels.
The feedback input allows divide-by-functionality from 1 to 12 through
the use of the xDS[1:0] inputs. This provides the user with frequency
multiplication from 1 to 12 without using divided outputs for feedback.
WhenthexsOEpinisheldlow, allthexbankoutputsaresynchronously
enabled. However, ifxsOEisheldhigh, allthexbankoutputsexceptx2Q0
and x2Q1 are synchronously disabled. The xLOCK is high when the
xbank PLL has achieved phase lock.
• 8 pairs of programmable skew outputs
• Two separate A and B banks for individual control
• Low skew: 185ps same pair, 250ps same bank, 350ps both
banks
• Selectable positive or negative edge synchronization on each
bank: excellent for DSP applications
• Synchronous output enable on each bank
• Input frequency: 2MHz to 200MHz
• Output frequency: 6MHz to 200MHz
• 3-level inputs for skew and PLL range control
• 3-level inputs for feedback divide selection multiply / divide
ratios of (1-6, 8, 10, 12) / (2, 4)
• PLL bypass for DC testing
• External feedback, internal loop filter
• 12mA balanced drive outputs
• Low Jitter: <125ps cycle-to-cycle
• Power-down mode on each bank
• Lock indicator on each bank
Furthermore, when xPE is held high, all the outputs are synchronized
withthepositiveedgeoftheREFclockinput. WhenxPEisheldlow, allthe
xbank outputs are synchronized with the negative edge of REF. The
IDT5V9955 has LVTTL outputs with 12mA balanced drive outputs.
• Available in BGA package
FUNCTIONALBLOCKDIAGRAM
BLOCK
BPE
BFS
ALOCK
APE
AFS
TEST
REF
BPD
APD
BsOE
AsOE
3
3
3
3
PLL
PLL
/ N
/ N
BFB
AFB
3
3
3
3
BDS1:0
ADS1:0
A1F1:0
B1Q0
B1Q1
3
3
A1Q0
A1Q1
3
3
Skew
Skew
Select
B1F1:0
B2F1:0
B3F1:0
B4F1:0
Select
3
3
B2Q0
B2Q1
3
3
A2Q0
A2Q1
Skew
Select
Skew
Select
A2F1:0
A3F1:0
A4F1:0
3
3
3
3
B3Q0
B3Q1
A3Q0
A3Q1
Skew
Select
Skew
Select
3
3
B4Q0
B4Q1
A4Q0
A4Q1
3
3
Skew
Select
Skew
Select
TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.
INDUSTRIAL TEMPERATURE RANGE
JULY 2012
1
c
2012 Integrated Device Technology, Inc.
DSC 5974/12