IDT5V9351
LOWVOLTAGEPLLCLOCKDRIVER
INDUSTRIALTEMPERATURERANGE
LOW VOLTAGE PLL
CLOCK DRIVER
IDT5V9351
FEATURES:
DESCRIPTION:
• Fully integrated PLL
The IDT5V9351is a highperformance, zerodelay, lowskew, phase-lock
loop (PLL) clock driver. It has four banks of configurable outputs. The
IDT5V9351usesadifferentialPECLreferenceinputandanexternalfeedback
input. These features allow the IDT5V9351 to be used as a zero delay, low
skewfan-outbuffer. REF_SELallowsselectionbetweenPECLinputorTCLK,
a CMOS clock driver input.
• Output frequency up to 200MHz
• 2.5V and 3.3V Compatible
• Compatible with PowerPC™, Intel, and high performance RISC
microprocessors
• Output frequency configurable
• Cycle-to-cycle jitter max. 22ps RMS
• Compatible with MPC9351
IfPLL_ENissettolowandREF_SELtohigh,itwillbypassthePLL. Bydoing
so,theIDT5V9351willbeinclockbuffermode. AnyclockappliedtoTCLKwill
be divideddowntofouroutputbanks.
• Available in TQFP package
WhenPLL_ENis sethigh,PLLis enabled. AnyclockappliedtoTCLKwill
beclockedinbothphaseandfrequencytoFBIN. PECLclockisactivatedby
settingREF_SELtolow.
FUNCTIONALBLOCKDIAGRAM
(pullup)
PECL_CLK
0
0
1
PECL_CLK
÷2
÷4
÷8
0
1
REF
(pulldown)
D
D
D
D
Q
Q
Q
Q
1
QA
tCLK
REF_SEL
FBIN
(pulldown)
(pulldown)
PLL
FB
200 - 400MHz
0
1
QB
(pullup)
PLL_En
QC0
QC1
0
1
(pulldown)
fSELA
fSELB
fSELC
fSELD
(pulldown)
(pulldown)
QD0
QD1
QD2
QD3
QD4
0
1
(pulldown)
(pulldown)
OE
TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.
INDUSTRIAL TEMPERATURE RANGE
MARCH 2003
1
© 2003 Integrated Device Technology, Inc.
DSC-5972/18