Datasheet > 5L2503

5L2503

更新时间： 2025-08-14 14:58:11

品牌	Logo	应用领域
瑞萨 - RENESAS		/
页数	文件大小	规格书
30页	673K
描述
MicroClock Programmable Clock Generator

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

5L2503 数据手册

MicroClock Programmable Clock

Generator

5L2503

Datasheet

Description

The 5L2503 MicroClock programmable clock generator is

Features

▪ Configurable OE1 pin function as OE, PPS or DFC control

intended for low-power, consumer, wearable and smart devices.

function

▪ Proactive Power Saving (PPS) features save power during the

The 5L2503 device is a 3 PLL architecture design. Each PLL is

individually programmable, allowing up to 3 unique frequency

outputs. The 5L2503 has built-in unique features such as

Proactive Power Saving (PPS) to deliver better system level

power management.

end device power down mode

▪ Dynamic Frequency Control (DFC) feature allows programming

up to 4 difference frequencies switch dynamically

▪ Spread spectrum clock support to lower system EMI

▪ I²C Interface

An internal OTP memory allows the user to store the configuration

in the device without programming after power-up, and then can

be reprogrammed again through the I²C interface.

Output Features

▪ 3 LVCMOS outputs: 1MHz–125MHz

The device has programmable VCO and PLL source selection

allowing the user to do power-performance optimization based on

the application requirements. A low-power 32.768kHz clock is

supported with only less than 2μA current consumption for system

RTC reference clock needs.

▪ Low Power 32.768kHz clock supported

▪ Wireless clock crystal integration and fan out directly

Key Specifications

▪ 2μA operation for RTC clock 32.768kHz output

▪ 2.5 × 2.5 mm 12-DFN small form factor package

Typical Applications

▪ SmartDevice

▪ Handheld

▪ Wearable applications

▪ Consumer application crystal replacements

Block Diagram

Power

Monitor

VDD1_8

OE1

POR

OSC

VSS

PLL1

PLL2

PLL3

OUT1

XOUT

CLKIN/ XIN

Mux

OUT2

Divider

VDDO

Calibration

VSS

OUT3

32.768K

DCO

SEL_DFC/ SCL_DFC1/OE3

SDA_DFC0/OE2

Overshoot Reduction

(ORT)

I²C Engine

Dynamic Frequency Control Logic (DFC)

Proactive Power Saving Logic (PPS)

OTP memory (1 configuration )

October 24, 2017

12 3 4 5 6 7...30

中文翻译

下载PDF

与5L2503相关器件

型号	品牌	获取价格	描述	数据表
5L300P6	YFW	获取价格	Marking : YFW 5L300P6; I(AV) : 5; VRRM : 300; IFSM : 100; VFM : 0.78; VFM : 5; IRM @ VRRM
5L35021	IDT	获取价格	VersaClock 3S Programmable Clock Generator
5L35021	RENESAS	获取价格	VersaClock? 3S Programmable Clock Generator
5L35021-000NDGI	IDT	获取价格	Clock Generator
5L35021-000NDGI	RENESAS	获取价格	ClockGeneratorIC250MHz320-VFQFNExposedPad
5L35021-000NDGI8	IDT	获取价格	Clock Generator
5L35021-dddNDGI	IDT	获取价格	Clock Generator
5L35021-dddNDGI8	IDT	获取价格	Clock Generator
5L35021B-001NDGI	RENESAS	获取价格	IC
5L35021B-101NDGI	RENESAS	获取价格