5秒后页面跳转
5962R8969301VFA PDF预览

5962R8969301VFA

更新时间: 2024-11-02 20:22:19
品牌 Logo 应用领域
德州仪器 - TI 输出元件逻辑集成电路触发器
页数 文件大小 规格书
12页 207K
描述
ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP16, CERAMIC, DFP-16

5962R8969301VFA 技术参数

生命周期:Obsolete包装说明:DFP, FL16,.3
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.41Is Samacsys:N
系列:ACTJESD-30 代码:R-GDFP-F16
JESD-609代码:e0长度:9.6645 mm
负载电容(CL):50 pF逻辑集成电路类型:D FLIP-FLOP
最大频率@ Nom-Sup:95000000 Hz最大I(ol):0.024 A
位数:4功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-55 °C输出极性:COMPLEMENTARY
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DFP
封装等效代码:FL16,.3封装形状:RECTANGULAR
封装形式:FLATPACK电源:5 V
Prop。Delay @ Nom-Sup:12.5 ns传播延迟(tpd):12.5 ns
认证状态:Not Qualified筛选级别:MIL-PRF-38535 Class V
座面最大高度:2.032 mm子类别:FF/Latches
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:TIN LEAD端子形式:FLAT
端子节距:1.27 mm端子位置:DUAL
总剂量:100k Rad(Si) V触发器类型:POSITIVE EDGE
宽度:6.604 mm最小 fmax:95 MHz
Base Number Matches:1

5962R8969301VFA 数据手册

 浏览型号5962R8969301VFA的Datasheet PDF文件第2页浏览型号5962R8969301VFA的Datasheet PDF文件第3页浏览型号5962R8969301VFA的Datasheet PDF文件第4页浏览型号5962R8969301VFA的Datasheet PDF文件第5页浏览型号5962R8969301VFA的Datasheet PDF文件第6页浏览型号5962R8969301VFA的Datasheet PDF文件第7页 
August 1998  
54AC175 54ACT175  
Quad D Flip-Flop  
n Buffered positive edge-triggered clock  
n Asynchronous common reset  
n True and complement output  
n Outputs source/sink 24 mA  
n ’ACT175 has TTL-compatible inputs  
n Standard Microcircuit Drawing (SMD)  
— ’AC175: 5962-89552  
General Description  
The ’AC/’ACT175 is a high-speed quad D flip-flop. The de-  
vice is useful for general flip-flop requirements where clock  
and clear inputs are common. The information on the D in-  
puts is stored during the LOW-to-HIGH clock transition. Both  
true and complemented outputs of each flip-flop are pro-  
vided. A Master Reset input resets all flip-flops, independent  
of the Clock or D inputs, when LOW.  
— ’ACT175: 5962-89693  
Features  
n Edge-triggered D-type inputs  
Logic Symbols  
Connection Diagrams  
Pin Assignment  
for DIP and Flatpak  
DS100278-1  
IEEE/IEC  
DS100278-3  
Pin Assignment for LCC  
DS100278-2  
DS100278-4  
Pin Names  
D0–D3  
CP  
Description  
Data Inputs  
Clock Pulse Input  
Master Reset Input  
True Outputs  
MR  
Q0–Q3  
Q0–Q3  
Complement Outputs  
FACT® is a registered trademark of Fairchild Semiconductor Corporation.  
© 1998 National Semiconductor Corporation  
DS100278  
www.national.com  

与5962R8969301VFA相关器件

型号 品牌 获取价格 描述 数据表
5962R8969301VFX WEDC

获取价格

D Flip-Flop, ACT Series, 1-Func, Positive Edge Triggered, 4-Bit, Complementary Output, CMO
5962R897201VEA TI

获取价格

AC SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, CDIP16, CERDIP-16
5962R897201VEX TI

获取价格

AC SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, CDIP16, CERDIP-16
5962R8972901Q2A ETC

获取价格

2-Input Digital Multiplexer
5962R8972901Q2X WEDC

获取价格

IC AC SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, CQCC20, CERAMIC, LCC-20,
5962R8972901QEA ETC

获取价格

2-Input Digital Multiplexer
5962R8972901QFA ETC

获取价格

2-Input Digital Multiplexer
5962R8972901V2A ETC

获取价格

2-Input Digital Multiplexer
5962R8972901V2X WEDC

获取价格

Multiplexer, AC Series, 4-Func, 2 Line Input, 1 Line Output, Inverted Output, CMOS, CQCC20
5962R8972901VEA ETC

获取价格

2-Input Digital Multiplexer