5秒后页面跳转
5962R8969301VEA PDF预览

5962R8969301VEA

更新时间: 2024-01-23 13:54:34
品牌 Logo 应用领域
德州仪器 - TI 输出元件逻辑集成电路触发器
页数 文件大小 规格书
12页 207K
描述
ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16, CERAMIC, DIP-16

5962R8969301VEA 技术参数

生命周期:Obsolete零件包装代码:DIP
包装说明:DIP,针数:16
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.84系列:ACT
JESD-30 代码:R-GDIP-T16JESD-609代码:e0
逻辑集成电路类型:D FLIP-FLOP位数:4
功能数量:1端子数量:16
最高工作温度:125 °C最低工作温度:-55 °C
输出极性:COMPLEMENTARY封装主体材料:CERAMIC, GLASS-SEALED
封装代码:DIP封装形状:RECTANGULAR
封装形式:IN-LINE传播延迟(tpd):12.5 ns
认证状态:Not Qualified筛选级别:MIL-PRF-38535 Class V
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:CMOS温度等级:MILITARY
端子面层:TIN LEAD端子形式:THROUGH-HOLE
端子位置:DUAL总剂量:100k Rad(Si) V
触发器类型:POSITIVE EDGE最小 fmax:95 MHz
Base Number Matches:1

5962R8969301VEA 数据手册

 浏览型号5962R8969301VEA的Datasheet PDF文件第2页浏览型号5962R8969301VEA的Datasheet PDF文件第3页浏览型号5962R8969301VEA的Datasheet PDF文件第4页浏览型号5962R8969301VEA的Datasheet PDF文件第5页浏览型号5962R8969301VEA的Datasheet PDF文件第6页浏览型号5962R8969301VEA的Datasheet PDF文件第7页 
August 1998  
54AC175 54ACT175  
Quad D Flip-Flop  
n Buffered positive edge-triggered clock  
n Asynchronous common reset  
n True and complement output  
n Outputs source/sink 24 mA  
n ’ACT175 has TTL-compatible inputs  
n Standard Microcircuit Drawing (SMD)  
— ’AC175: 5962-89552  
General Description  
The ’AC/’ACT175 is a high-speed quad D flip-flop. The de-  
vice is useful for general flip-flop requirements where clock  
and clear inputs are common. The information on the D in-  
puts is stored during the LOW-to-HIGH clock transition. Both  
true and complemented outputs of each flip-flop are pro-  
vided. A Master Reset input resets all flip-flops, independent  
of the Clock or D inputs, when LOW.  
— ’ACT175: 5962-89693  
Features  
n Edge-triggered D-type inputs  
Logic Symbols  
Connection Diagrams  
Pin Assignment  
for DIP and Flatpak  
DS100278-1  
IEEE/IEC  
DS100278-3  
Pin Assignment for LCC  
DS100278-2  
DS100278-4  
Pin Names  
D0–D3  
CP  
Description  
Data Inputs  
Clock Pulse Input  
Master Reset Input  
True Outputs  
MR  
Q0–Q3  
Q0–Q3  
Complement Outputs  
FACT® is a registered trademark of Fairchild Semiconductor Corporation.  
© 1998 National Semiconductor Corporation  
DS100278  
www.national.com  

与5962R8969301VEA相关器件

型号 品牌 描述 获取价格 数据表
5962R8969301VFA TI ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP16, CERAMIC, DF

获取价格

5962R8969301VFX WEDC D Flip-Flop, ACT Series, 1-Func, Positive Edge Triggered, 4-Bit, Complementary Output, CMO

获取价格

5962R897201VEA TI AC SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, CDIP16, CERDIP-16

获取价格

5962R897201VEX TI AC SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, CDIP16, CERDIP-16

获取价格

5962R8972901Q2A ETC 2-Input Digital Multiplexer

获取价格

5962R8972901Q2X WEDC IC AC SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, CQCC20, CERAMIC, LCC-20,

获取价格