Datasheet > 可编程逻辑 > 现场可编程门阵列> 5962-9957301QYC

5962-9957301QYC

更新时间： 2024-11-28 23:00:15

品牌	Logo	应用领域
赛灵思 - XILINX		可编程逻辑
页数	文件大小	规格书
31页	249K
描述
QPro Virtex 2.5V QML High-Reliability FPGAs

阅读下载

中文翻译

获取价格

技术参数
数据手册
替代型号

如果您发现信息不准确，欢迎纠错

5962-9957301QYC 技术参数

生命周期：	Active	零件包装代码：	QFP
包装说明：	GQFF, TPAK228,2.5SQ,25	针数：	228
Reach Compliance Code：	compliant	ECCN代码：	3A001.A.2.C
HTS代码：	8542.39.00.01	风险等级：	5.05
CLB-Max的组合延迟：	0.8 ns	JESD-30 代码：	S-CQFP-F228
JESD-609代码：	e4	长度：	39.37 mm
可配置逻辑块数量：	3456	等效关口数量：	661111
输入次数：	162	逻辑单元数量：	15552
输出次数：	162	端子数量：	228
最高工作温度：	125 °C	最低工作温度：	-55 °C
组织：	661111 GATES	封装主体材料：	CERAMIC, METAL-SEALED COFIRED
封装代码：	GQFF	封装等效代码：	TPAK228,2.5SQ,25
封装形状：	SQUARE	封装形式：	FLATPACK, GUARD RING
电源：	1.2/3.6,2.5 V	可编程逻辑类型：	FIELD PROGRAMMABLE GATE ARRAY
认证状态：	Qualified	筛选级别：	MIL-PRF-38535 Class Q
座面最大高度：	3.0226 mm	子类别：	Field Programmable Gate Arrays
最大供电电压：	2.625 V	最小供电电压：	2.375 V
标称供电电压：	2.5 V	表面贴装：	YES
技术：	CMOS	温度等级：	MILITARY
端子面层：	GOLD	端子形式：	FLAT
端子节距：	0.635 mm	端子位置：	QUAD
宽度：	39.37 mm	Base Number Matches：	1

5962-9957301QYC 数据手册

QPro Virtex 2.5V QML

High-Reliability FPGAs

DS002 (v1.5) December 5, 2001

Preliminary Product Specification

•

0.22 µm 5-layer metal process

100% factory tested

Features

•

Certified to MIL-PRF-38535 (Qualified Manufacturer

Listing)

Available to Standard Microcircuit Drawings

5962-99572 for XQV300

5962-99573 for XQV600

5962-99574 for XQV1000

•

Guaranteed over the full military temperature range

(–55°C to +125°C)

•

Ceramic and Plastic Packages

Fast, high-density Field-Programmable Gate Arrays

Contact Defense Supply Center Columbus (DSCC)

for more information at http://www.dscc.dla.mil

Densities from 100K to 1M system gates

System performance up to 200 MHz

Hot-swappable for Compact PCI

Description

The QPro™ Virtex™ FPGA family delivers high-perfor-

mance, high-capacity programmable logic solutions. Dra-

matic increases in silicon efficiency result from optimizing

the new architecture for place-and-route efficiency and

exploiting an aggressive 5-layer-metal 0.22 µm CMOS pro-

cess. These advances make QPro Virtex FPGAs powerful

and flexible alternatives to mask-programmed gate arrays.

The Virtex family comprises the four members shown in

Table 1.

•

Multi-standard SelectI/O™ interfaces

16 high-performance interface standards

Connects directly to ZBTRAM devices

Built-in clock-management circuitry

Four dedicated delay-locked loops (DLLs) for

advanced clock control

Four primary low-skew global clock distribution

nets, plus 24 secondary global nets

Building on experience gained from previous generations of

FPGAs, the Virtex family represents a revolutionary step

forward in programmable logic design. Combining a wide

variety of programmable system features, a rich hierarchy of

fast, flexible interconnect resources, and advanced process

technology, the QPro Virtex family delivers a high-speed

and high-capacity programmable logic solution that

enhances design flexibility while reducing time-to-market.

•

Hierarchical memory system

LUTs configurable as 16-bit RAM, 32-bit RAM,

16-bit dual-ported RAM, or 16-bit Shift Register

Configurable synchronous dual-ported 4K-bit

RAMs

Fast interfaces to external high-performance RAMs

Flexible architecture that balances speed and density

Refer to the “Virtex™ 2.5V Field Programmable Gate

Arrays” commercial data sheet for more information on

device architecture and timing specifications.

Dedicated carry logic for high-speed arithmetic

Dedicated multiplier support

Cascade chain for wide-input functions

Abundant registers/latches with clock enable, and

dual synchronous/asynchronous set and reset

Internal 3-state bussing

IEEE 1149.1 boundary-scan logic

Die-temperature sensing device

•

Supported by FPGA Foundation™ and Alliance

Development Systems

Complete support for Unified Libraries, Relationally

Placed Macros, and Design Manager

Wide selection of PC and workstation platforms

SRAM-based in-system configuration

Unlimited reprogrammability

Four programming modes

All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

DS002 (v1.5) December 5, 2001

www.xilinx.com

Preliminary Product Specification

1-800-255-7778

12 3 4 5 6 7...31

中文翻译

下载PDF

5962-9957301QYC 替代型号

型号	品牌	替代类型	描述	数据表
XQVR600-4CB228V	XILINX	功能相似	QPro Virtex 2.5V Radiation Hardened FPGAs
XQVR600-4CB228M	XILINX	功能相似	QPro Virtex 2.5V Radiation Hardened FPGAs

与5962-9957301QYC相关器件

型号	品牌	获取价格	描述	数据表
5962-9957301QZA	XILINX	获取价格	QPro Virtex 2.5V QML High-Reliability FPGAs
5962-9957301QZB	XILINX	获取价格	QPro Virtex 2.5V QML High-Reliability FPGAs
5962-9957301QZC	XILINX	获取价格	QPro Virtex 2.5V QML High-Reliability FPGAs
5962-99574	XILINX	获取价格	QPro Virtex 2.5V QML High-Reliability FPGAs
5962-9957401NNA	XILINX	获取价格	QPro Virtex 2.5V QML High-Reliability FPGAs
5962-9957401NNB	XILINX	获取价格	QPro Virtex 2.5V QML High-Reliability FPGAs
5962-9957401NNC	XILINX	获取价格	QPro Virtex 2.5V QML High-Reliability FPGAs
5962-9957401NTA	XILINX	获取价格	QPro Virtex 2.5V QML High-Reliability FPGAs
5962-9957401NTB	XILINX	获取价格	QPro Virtex 2.5V QML High-Reliability FPGAs
5962-9957401NTC	XILINX	获取价格	QPro Virtex 2.5V QML High-Reliability FPGAs

与5962-9957301QYC相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

49
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

38
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

67
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

63

产品中心

服务支持

精选活动

关于我们

帮助中心

5962-9957301QYC

5962-9957301QYC 技术参数

5962-9957301QYC 数据手册

5962-9957301QYC 替代型号

与5962-9957301QYC相关器件

与5962-9957301QYC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

5962-9957301QYC

5962-9957301QYC 技术参数

5962-9957301QYC 数据手册

5962-9957301QYC 替代型号

与5962-9957301QYC相关器件

与5962-9957301QYC相关文章

您还可以找

您在本页遇到什么问题？