5秒后页面跳转
5962-9762201VEA PDF预览

5962-9762201VEA

更新时间: 2024-11-23 12:50:47
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
19页 383K
描述
HIGH-SPEED DIFFERENTIAL LINE RECEIVER

5962-9762201VEA 数据手册

 浏览型号5962-9762201VEA的Datasheet PDF文件第2页浏览型号5962-9762201VEA的Datasheet PDF文件第3页浏览型号5962-9762201VEA的Datasheet PDF文件第4页浏览型号5962-9762201VEA的Datasheet PDF文件第5页浏览型号5962-9762201VEA的Datasheet PDF文件第6页浏览型号5962-9762201VEA的Datasheet PDF文件第7页 
SN55LVDS32-SP  
www.ti.com  
SLLSEB4 MARCH 2012  
HIGH-SPEED DIFFERENTIAL LINE RECEIVER  
Check for Samples: SN55LVDS32-SP  
1
FEATURES  
QML-V Qualified, SMD 5962-97621  
J OR W PACKAGE  
(TOP VIEW)  
Operate From a Single 3.3-V Supply  
Designed for Signaling Rates of up to 100  
Mbps  
Differential Input Thresholds ±100 mV Max  
Typical Propagation Delay Times of 2.1 ns  
Power Dissipation 60 mW Typical Per Receiver  
at Maximum Data Rate  
Bus-Terminal ESD Protection Exceeds 8 kV  
Low-Voltage TTL (LVTTL) Logic Input Levels  
Open-Circuit Fail-Safe  
Cold Sparing for Space and High Reliability  
Applications Requiring Redundancy  
DESCRIPTION  
The SN55LVDS32 is a differential line receiver that implements the electrical characteristics of low-voltage  
differential signaling (LVDS). This signaling technique lowers the output voltage levels of 5-V differential standard  
levels (such as EIA/TIA-422B) to reduce the power, increase the switching speeds, and allow operation with a  
3.3-V supply rail. Any of the four differential receivers provides a valid logical output state with a ±100-mV  
differential input voltage within the input common-mode voltage range. The input common-mode voltage range  
allows 1 V of ground potential difference between two LVDS nodes.  
The intended application of these devices and signaling technique is both point-to-point and multidrop (one driver  
and multiple receivers) data transmission over controlled impedance media of approximately 100 Ω. The  
transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of  
data transfer depends on the attenuation characteristics of the media and the noise coupling to the environment.  
The SN55LVDS32 is characterized for operation from –55°C to 125°C.  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2012, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  

与5962-9762201VEA相关器件

型号 品牌 获取价格 描述 数据表
5962-9762201VFA TI

获取价格

HIGH-SPEED DIFFERENTIAL LINE RECEIVERS
5962-9762202Q2A TI

获取价格

HIGH-SPEED DIFFERENTIAL LINE RECEIVERS
5962-9762301Q2A TI

获取价格

具有三态输出的八路总线收发器 | FK | 20 | -55 to 125
5962-9762301QRA ETC

获取价格

Single 8-bit Bus Transceiver
5962-9762301QSA TI

获取价格

具有三态输出的八路总线收发器 | W | 20 | -55 to 125
5962-9762501QXA TI

获取价格

16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
5962-9762601Q3A ETC

获取价格

Single 8-bit Bus Transceiver
5962-9762601QKA ETC

获取价格

Single 8-bit Bus Transceiver
5962-9762601QLA ETC

获取价格

Single 8-bit Bus Transceiver
5962-9762601VKA TI

获取价格

RAD-TOLERANT CLASS V OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS