5秒后页面跳转
5962-9762201QEA PDF预览

5962-9762201QEA

更新时间: 2024-11-22 21:53:51
品牌 Logo 应用领域
德州仪器 - TI 线路驱动器或接收器驱动程序和接口接口集成电路
页数 文件大小 规格书
37页 911K
描述
HIGH-SPEED DIFFERENTIAL LINE RECEIVERS

5962-9762201QEA 技术参数

生命周期:Active零件包装代码:DIP
包装说明:DIP-16针数:16
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:6 weeks
风险等级:5.35Is Samacsys:N
差分输出:NO高电平输入电流最大值:0.00001 A
输入特性:DIFFERENTIAL接口集成电路类型:LINE RECEIVER
接口标准:EIA-644; TIA-644JESD-30 代码:R-GDIP-T16
长度:19.56 mm功能数量:4
端子数量:16最高工作温度:125 °C
最低工作温度:-55 °C输出特性:TOTEM-POLE
最大输出低电流:0.008 A输出极性:TRUE
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DIP
封装等效代码:DIP16,.3封装形状:RECTANGULAR
封装形式:IN-LINE峰值回流温度(摄氏度):NOT SPECIFIED
电源:3.3 V认证状态:Qualified
最大接收延迟:6.1 ns接收器位数:4
筛选级别:MIL-PRF-38535 Class Q座面最大高度:5.08 mm
子类别:Line Driver or Receivers最大压摆率:18 mA
最大供电电压:3.6 V最小供电电压:3 V
标称供电电压:3.3 V电源电压1-最大:3.6 V
电源电压1-分钟:3 V电源电压1-Nom:3.3 V
表面贴装:NO技术:CMOS
温度等级:MILITARY端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7.62 mm
Base Number Matches:1

5962-9762201QEA 数据手册

 浏览型号5962-9762201QEA的Datasheet PDF文件第2页浏览型号5962-9762201QEA的Datasheet PDF文件第3页浏览型号5962-9762201QEA的Datasheet PDF文件第4页浏览型号5962-9762201QEA的Datasheet PDF文件第5页浏览型号5962-9762201QEA的Datasheet PDF文件第6页浏览型号5962-9762201QEA的Datasheet PDF文件第7页 
ꢀ ꢁꢂꢂ ꢃꢄꢅ ꢀꢆ ꢇ ꢈ ꢀꢁ ꢉꢂ ꢃꢄꢅ ꢀꢆ ꢇ ꢈ ꢀꢁ ꢉꢂ ꢃꢄꢅ ꢀꢆ ꢊ ꢋ ꢉ ꢈ ꢀꢁ ꢉꢂ ꢃꢄ ꢅꢀ ꢌꢉ ꢆꢍ  
ꢎꢏ ꢐꢎ ꢑꢀꢒꢓ ꢓꢅ ꢅꢏ ꢔꢔ ꢓꢕ ꢓꢁꢖ ꢏꢗ ꢃ ꢃ ꢏꢁꢓ ꢕꢓꢘ ꢓ ꢏꢄ ꢓ ꢕꢀ  
SLLS262N − JULY 1997 − REVISED MARCH 2004  
SN55LVDS32 . . . J OR W  
SN65LVDS32 . . . D OR PW  
(Marked as LVDS32 or 65LVDS32)  
D
Meet or Exceed the Requirements of ANSI  
TIA/EIA-644 Standard  
D
Operate With a Single 3.3-V Supply  
(TOP VIEW)  
D
Designed for Signaling Rate of up to  
400 Mbps  
1B  
1A  
V
CC  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
4B  
4A  
4Y  
G
D
D
D
Differential Input Thresholds 100 mV Max  
Typical Propagation Delay Time of 2.1 ns  
1Y  
G
2Y  
Power Dissipation 60 mW Typical Per  
Receiver at 200 MHz  
2A  
11 3Y  
10 3A  
2B  
D
Bus-Terminal ESD Protection Exceeds 8 kV  
GND  
9
3B  
D
Low-Voltage TTL (LVTTL) Logic Output  
Levels  
SN55LVDS32FK  
(TOP VIEW)  
D
D
Pin Compatible With AM26LS32, MC3486,  
and µA9637  
Open-Circuit Fail-Safe  
3
4
2
1
20 19  
description  
1Y  
4A  
4Y  
NC  
G
18  
17  
16  
15  
14  
The  
SN55LVDS32,  
SN65LVDS32,  
G
NC  
2Y  
2A  
5
6
7
SN65LVDS3486, and SN65LVDS9637 are  
differential line receivers that implement the  
electrical characteristics of low-voltage differential  
signaling (LVDS). This signaling technique lowers  
the output voltage levels of 5-V differential  
standard levels (such as EIA/TIA-422B) to reduce  
the power, increase the switching speeds, and  
allow operation with a 3.3-V supply rail. Any of the  
four differential receivers provides a valid logical  
output state with a 100-mV differential input  
voltage within the input common-mode voltage  
range. The input common-mode voltage range  
allows 1 V of ground potential difference between  
two LVDS nodes.  
3Y  
8
9
10 11 12 13  
SN65LVDS3486D (Marked as LVDS3486)  
(TOP VIEW)  
1B  
1A  
V
CC  
4B  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
1Y  
4A  
1,2EN  
2Y  
4Y  
3,4EN  
3Y  
The intended application of these devices and  
signaling technique is both point-to-point and  
multidrop (one driver and multiple receivers) data  
transmission over controlled impedance media of  
approximately 100 . The transmission media  
may be printed-circuit board traces, backplanes,  
or cables. The ultimate rate and distance of  
data transfer depends on the attenuation  
characteristics of the media and the noise  
coupling to the environment.  
2A  
2B  
10 3A  
3B  
GND  
9
SN65LVDS9637D (Marked as DK637 or LVDS37)  
SN65LVDS9637DGN (Marked as L37)  
SN65LVDS9637DGK (Marked as AXF)  
(TOP VIEW)  
V
1A  
1B  
2A  
2B  
1
2
3
4
8
7
6
5
CC  
1Y  
The SN65LVDS32, SN65LVDS3486, and  
SN65LVDS9637 are characterized for operation  
from 40°C to 85°C. The SN55LVDS32 is  
characterized for operation from 55°C to 125°C.  
2Y  
GND  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PowerPAD is a trademark of Texas Instruments.  
Copyright 1997 − 2004, Texas Instruments Incorporated  
ꢚ ꢝ ꢨ ꢠ ꢟꢫ ꢦꢥ ꢣꢤ ꢥꢟ ꢡꢨ ꢪꢜ ꢢꢝ ꢣ ꢣꢟ ꢲꢏ ꢃꢑ ꢒꢕ ꢔ ꢑꢆꢋꢂ ꢆꢂꢈ ꢢꢪꢪ ꢨꢢ ꢠ ꢢ ꢡꢧ ꢣꢧꢠ ꢤ ꢢ ꢠ ꢧ ꢣꢧ ꢤꢣꢧ ꢫ  
ꢣ ꢧ ꢤ ꢣꢜ ꢝꢱ ꢟꢞ ꢢ ꢪꢪ ꢨꢢ ꢠ ꢢ ꢡ ꢧ ꢣ ꢧ ꢠ ꢤ ꢬ  
ꢦ ꢝꢪ ꢧꢤꢤ ꢟ ꢣꢭꢧ ꢠ ꢯꢜ ꢤꢧ ꢝ ꢟꢣꢧ ꢫꢬ ꢚ ꢝ ꢢꢪ ꢪ ꢟ ꢣꢭꢧ ꢠ ꢨꢠ ꢟ ꢫꢦꢥ ꢣꢤ ꢈ ꢨꢠ ꢟ ꢫꢦꢥ ꢣꢜꢟ ꢝ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

5962-9762201QEA 替代型号

型号 品牌 替代类型 描述 数据表
SNJ55LVDS32J TI

完全替代

HIGH-SPEED DIFFERENTIAL LINE RECEIVERS

与5962-9762201QEA相关器件

型号 品牌 获取价格 描述 数据表
5962-9762201QFA TI

获取价格

HIGH-SPEED DIFFERENTIAL LINE RECEIVERS
5962-9762201VEA TI

获取价格

HIGH-SPEED DIFFERENTIAL LINE RECEIVER
5962-9762201VFA TI

获取价格

HIGH-SPEED DIFFERENTIAL LINE RECEIVERS
5962-9762202Q2A TI

获取价格

HIGH-SPEED DIFFERENTIAL LINE RECEIVERS
5962-9762301Q2A TI

获取价格

具有三态输出的八路总线收发器 | FK | 20 | -55 to 125
5962-9762301QRA ETC

获取价格

Single 8-bit Bus Transceiver
5962-9762301QSA TI

获取价格

具有三态输出的八路总线收发器 | W | 20 | -55 to 125
5962-9762501QXA TI

获取价格

16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
5962-9762601Q3A ETC

获取价格

Single 8-bit Bus Transceiver
5962-9762601QKA ETC

获取价格

Single 8-bit Bus Transceiver