5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> 5962-9685301QRA
5962-9685301QRA PDF预览

5962-9685301QRA

更新时间： 2024-02-01 03:25:41
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器触发器输出元件
页数 文件大小 规格书
17页 553K
描述
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

阅读下载

获取价格

5962-9685301QRA 技术参数

生命周期：Active零件包装代码：DFP
包装说明：DFP,针数：20
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.76系列：AHCT/VHCT
JESD-30 代码：R-GDFP-F20JESD-609代码：e0
长度：13.09 mm逻辑集成电路类型：BUS DRIVER
位数：8功能数量：1
端口数量：2端子数量：20
最高工作温度：125 °C最低工作温度：-55 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：CERAMIC, GLASS-SEALED封装代码：DFP
封装形状：RECTANGULAR封装形式：FLATPACK
峰值回流温度（摄氏度）：NOT APPLICABLE传播延迟（tpd）：12 ns
认证状态：Qualified筛选级别：MIL-PRF-38535 Class Q
座面最大高度：2.45 mm最大供电电压 (Vsup)：5.5 V
最小供电电压 (Vsup)：4.5 V标称供电电压 (Vsup)：5 V
表面贴装：YES技术：CMOS
温度等级：MILITARY端子面层：TIN LEAD
端子形式：FLAT端子节距：1.27 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT APPLICABLE
宽度：6.92 mmBase Number Matches：1

5962-9685301QRA 数据手册

 浏览型号5962-9685301QRA的Datasheet PDF文件第2页浏览型号5962-9685301QRA的Datasheet PDF文件第3页浏览型号5962-9685301QRA的Datasheet PDF文件第4页浏览型号5962-9685301QRA的Datasheet PDF文件第5页浏览型号5962-9685301QRA的Datasheet PDF文件第6页浏览型号5962-9685301QRA的Datasheet PDF文件第7页 
SN54AHCT574, SN74AHCT574  
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS  
WITH 3-STATE OUTPUTS  
SCLS245L – OCTOBER 1995 – REVISED JULY 2003  
Inputs Are TTL-Voltage Compatible  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
– 1000-V Charged-Device Model (C101)  
SN54AHCT574 . . . J OR W PACKAGE  
SN74AHCT574 . . . DB, DGV, DW, N, NS, OR PW PACKAGE  
(TOP VIEW)  
SN54AHCT574 . . . FK PACKAGE  
(TOP VIEW)  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
OE  
1D  
2D  
3D  
4D  
5D  
6D  
7D  
8D  
V
CC  
3
2
1 20 19  
18  
1Q  
2Q  
3Q  
4Q  
5Q  
6Q  
7Q  
8Q  
CLK  
2Q  
3Q  
4Q  
5Q  
6Q  
3D  
4D  
5D  
6D  
7D  
4
5
6
7
8
17  
16  
15  
14  
9 10 11 12 13  
GND  
description/ordering information  
The ’AHCT574 devices are octal edge-triggered D-type flip-flops that feature 3-state outputs designed  
specifically for driving highly capacitive or relatively low-impedance loads. These devices are particularly  
suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.  
On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels of the data (D) inputs.  
A buffered output-enable (OE) input places the eight outputs in either a normal logic state (high or low) or the  
high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.  
The high-impedance state and the increased drive provide the capability to drive bus lines without interface or  
pullup components.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
†
PACKAGE  
T
A
PDIP – N  
Tube  
SN74AHCT574N  
SN74AHCT574N  
Tube  
SN74AHCT574DW  
SN74AHCT574DWR  
SN74AHCT574NSR  
SN74AHCT574DBR  
SN74AHCT574PW  
SN74AHCT574PWR  
SOIC – DW  
AHCT574  
Tape and reel  
Tape and reel  
Tape and reel  
Tube  
SOP – NS  
AHCT574  
HB574  
–40°C to 85°C  
SSOP – DB  
TSSOP – PW  
HB574  
Tape and reel  
Tape and reel  
Tube  
TVSOP – DGV  
CDIP – J  
SN74AHCT574DGVR HB574  
SNJ54AHCT574J  
SNJ54AHCT574W  
SNJ54AHCT574FK  
SNJ54AHCT574J  
–55°C to 125°C  
CFP – W  
Tube  
SNJ54AHCT574W  
SNJ54AHCT574FK  
LCCC – FK  
Tube  
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines  
are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2003, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
unless otherwise noted. On all other products, production  
processing does not necessarily include testing of all parameters.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...17

下载PDF

与5962-9685301QRA相关器件

型号 品牌 描述 获取价格 数据表
5962-9685301QSA TI OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

获取价格
5962-9685401Q2A TI OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

获取价格
5962-9685401QRA TI OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

获取价格
5962-9685401QSA TI OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

获取价格
5962-9685501Q2A TI OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

获取价格
5962-9685501QRA TI OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

获取价格

与5962-9685301QRA相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证