5秒后页面跳转
5962-9222101MLA PDF预览

5962-9222101MLA

更新时间: 2024-09-24 04:02:31
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器逻辑集成电路输出元件
页数 文件大小 规格书
12页 316K
描述
8-BIT LATCHED REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

5962-9222101MLA 技术参数

生命周期:Active零件包装代码:DIP
包装说明:DIP, DIP24,.3针数:24
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:6 weeks
风险等级:5.48Is Samacsys:N
其他特性:INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; MASTER CONTROL FOR LATCH控制类型:INDEPENDENT CONTROL
计数方向:BIDIRECTIONAL系列:FCT
JESD-30 代码:R-GDIP-T24长度:32 mm
逻辑集成电路类型:REGISTERED BUS TRANSCEIVER最大I(ol):0.064 A
位数:8功能数量:1
端口数量:2端子数量:24
最高工作温度:125 °C最低工作温度:-55 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DIP
封装等效代码:DIP24,.3封装形状:RECTANGULAR
封装形式:IN-LINE包装方法:TUBE
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
最大电源电流(ICC):0.2 mAProp。Delay @ Nom-Sup:8.5 ns
传播延迟(tpd):14 ns认证状态:Qualified
施密特触发器:No筛选级别:MIL-PRF-38535
座面最大高度:5.08 mm子类别:Bus Driver/Transceiver
最大供电电压 (Vsup):5.25 V最小供电电压 (Vsup):4.75 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:CMOS温度等级:MILITARY
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
翻译:N/A宽度:6.92 mm
Base Number Matches:1

5962-9222101MLA 数据手册

 浏览型号5962-9222101MLA的Datasheet PDF文件第2页浏览型号5962-9222101MLA的Datasheet PDF文件第3页浏览型号5962-9222101MLA的Datasheet PDF文件第4页浏览型号5962-9222101MLA的Datasheet PDF文件第5页浏览型号5962-9222101MLA的Datasheet PDF文件第6页浏览型号5962-9222101MLA的Datasheet PDF文件第7页 
CY54FCT543T, CY74FCT543T  
8-BIT LATCHED REGISTERED TRANSCEIVERS  
WITH 3-STATE OUTPUTS  
SCCS030A – MAY 1994 – REVISED OCTOBER 2001  
CY54FCT543T . . . D PACKAGE  
CY74FCT543T . . . Q OR SO PACKAGE  
(TOP VIEW)  
Function, Pinout, and Drive Compatible  
With FCT and F Logic  
Reduced V  
of Equivalent FCT Functions  
(Typically = 3.3 V) Versions  
OH  
LEBA  
OEBA  
1
24  
V
CC  
2
23 CEBA  
Edge-Rate Control Circuitry for  
Significantly Improved Noise  
Characteristics  
A
A
A
A
A
A
A
A
3
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
B
B
B
B
B
B
B
B
0
1
2
3
4
5
6
7
0
1
2
3
4
5
6
7
4
5
I
Supports Partial-Power-Down Mode  
off  
6
Operation  
7
Matched Rise and Fall Times  
8
Fully Compatible With TTL Input and  
Output Logic Levels  
9
10  
11  
12  
3-State Outputs  
CEAB  
GND  
LEAB  
OEAB  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
– 1000-V Charged-Device Model (C101)  
Separation Controls for Data Flow in Each  
Direction  
Back-to-Back Latches for Storage  
CY54FCT543T  
– 48-mA Output Sink Current  
– 12-mA Output Source Current  
CY74FCT543T  
– 64-mA Output Sink Current  
– 32-mA Output Source Current  
description  
The ’FCT543T octal latched transceivers contain two sets of eight D-type latches with separate latch-enable  
(LEAB, LEBA) and output-enable (OEAB, OEBA) inputs for each set to permit independent control of input and  
output in either direction of data flow. For data flow from A to B, for example, the A-to-B enable (CEAB) input  
must be low in order to enter data from A or to take data from B, as indicated in the function table. With CEAB  
low, a low signal on the A-to-B latch-enable (LEAB) input makes the A-to-B latches transparent; a subsequent  
low-to-high transition of the LEAB signal puts the A latches in the storage mode and their outputs no longer  
change with the A inputs. With CEAB and OEAB low, the 3-state B-output buffers are active and reflect the data  
present at the output of the A latches. Control of data from B to A is similar, but uses CEBA, LEBA, and OEBA  
inputs.  
These devices are fully specified for partial-power-down applications using I . The I circuitry disables the  
off  
off  
outputs, preventing damaging current backflow through the device when it is powered down.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2001, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
unless otherwise noted. On all other products, production  
testing of all parameters.  
processing does not necessarily include testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

5962-9222101MLA 替代型号

型号 品牌 替代类型 描述 数据表
IDT54FCT543TDB IDT

功能相似

FAST CMOS OCTAL LATCHED TRANSCEIVER

与5962-9222101MLA相关器件

型号 品牌 获取价格 描述 数据表
5962-9222101MLX ETC

获取价格

Single 8-bit Bus Transceiver
5962-9222102M3X IDT

获取价格

Registered Bus Transceiver, FCT Series, 1-Func, 8-Bit, True Output, CMOS, CQCC28, LCC-28
5962-9222102MKA IDT

获取价格

Registered Bus Transceiver, FCT Series, 1-Func, 8-Bit, True Output, CMOS, CDFP24, CERPACK-
5962-9222102MKX IDT

获取价格

Registered Bus Transceiver, FCT Series, 1-Func, 8-Bit, True Output, CMOS, CDFP24, CERPACK-
5962-9222102MLA CYPRESS

获取价格

Registered Bus Transceiver, FCT Series, 1-Func, 8-Bit, True Output, CMOS, CDIP24, 0.300 IN
5962-9222102MLX IDT

获取价格

Registered Bus Transceiver, FCT Series, 1-Func, 8-Bit, True Output, CMOS, CDIP24, 0.300 IN
5962-9222103M3X IDT

获取价格

Registered Bus Transceiver, FCT Series, 1-Func, 8-Bit, True Output, CMOS, CQCC28, LCC-28
5962-9222103MKA IDT

获取价格

Registered Bus Transceiver, FCT Series, 1-Func, 8-Bit, True Output, CMOS, CDFP24, CERPACK-
5962-9222103MKX IDT

获取价格

Registered Bus Transceiver, FCT Series, 1-Func, 8-Bit, True Output, CMOS, CDFP24, CERPACK-
5962-9222103MLA CYPRESS

获取价格

Registered Bus Transceiver, FCT Series, 1-Func, 8-Bit, True Output, CMOS, CDIP24, 0.300 IN