5秒后页面跳转
5962-9165401MXA PDF预览

5962-9165401MXA

更新时间: 2024-09-25 10:16:39
品牌 Logo 应用领域
德州仪器 - TI 输出元件
页数 文件大小 规格书
12页 188K
描述
IC 100K SERIES, LOW LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, CDIP24, CERAMIC, DIP-24, FF/Latch

5962-9165401MXA 数据手册

 浏览型号5962-9165401MXA的Datasheet PDF文件第2页浏览型号5962-9165401MXA的Datasheet PDF文件第3页浏览型号5962-9165401MXA的Datasheet PDF文件第4页浏览型号5962-9165401MXA的Datasheet PDF文件第5页浏览型号5962-9165401MXA的Datasheet PDF文件第6页浏览型号5962-9165401MXA的Datasheet PDF文件第7页 
August 1998  
100355  
Low Power Quad Multiplexer/Latch  
puts. A HIGH signal on the Master Reset (MR) input over-  
rides all the other inputs and forces the Q outputs LOW. All  
inputs have 50 kpulldown resistors.  
General Description  
The 100355 contains four transparent latches, each of which  
can accept and store data from two sources. When both En-  
able (En) inputs are LOW, the data that appears at an output  
is controlled by the Select (Sn) inputs, as shown in the Oper-  
ating Mode table. In addition to routing data from either D0 or  
D1, the Select inputs can force the outputs LOW for the case  
where the latch is transparent (both Enables are LOW) and  
can steer a HIGH signal from either D0 or D1 to an output.  
The Select inputs can be tied together for applications re-  
quiring only that data be steered from either D0 or D1. A  
positive-going signal on either Enable input latches the out-  
Features  
n Greater than 40% power reduction of the 100155  
n 2000V ESD protection  
n Pin/function compatible with 100155  
=
n Voltage compensated operating range −4.2V to −5.7V  
n Standard Microcircuit Drawing  
(SMD) 5962-9165401  
Logic Symbol  
DS100294-1  
Pin Names  
Description  
E1, E2  
S0, S1  
MR  
Enable Inputs (Active LOW)  
Select Inputs  
Master Reset  
D
na–Dnd  
Data Inputs  
Qa–Qd  
Qa–Qd  
Data Outputs  
Complementary Data Outputs  
Connection Diagrams  
24-Pin DIP  
24-Pin Quad Cerpak  
DS100294-3  
DS100294-2  
© 1998 National Semiconductor Corporation  
DS100294  
www.national.com  

与5962-9165401MXA相关器件

型号 品牌 获取价格 描述 数据表
5962-9165401MXX ETC

获取价格

2-Input Digital Multiplexer
5962-9165401MYA TI

获取价格

100K SERIES, LOW LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, CQFP24, CERQUAD-24
5962-9165401MYX ETC

获取价格

2-Input Digital Multiplexer
5962-9165401VXA TI

获取价格

100K SERIES, LOW LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, CDIP24, CERAMIC, DIP-24
5962-9165501MXA ETC

获取价格

8-Input Digital Multiplexer
5962-9165501MXX TI

获取价格

100K SERIES, DUAL 8 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, CDIP24, CERDIP-24
5962-9165501MYA TI

获取价格

100K SERIES, DUAL 8 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, CQFP24, CERPACK-24
5962-9165501MYX TI

获取价格

100K SERIES, DUAL 8 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, CQFP24, CERPACK-24
5962-9166101M2X ETC

获取价格

Bus Exchanger
5962-9166101MRX ETC

获取价格

Bus Exchanger