5秒后页面跳转
5962-9050101Q2A PDF预览

5962-9050101Q2A

更新时间: 2024-11-02 11:07:59
品牌 Logo 应用领域
德州仪器 - TI 移位寄存器
页数 文件大小 规格书
9页 136K
描述
并联负载 8 位移位寄存器 | FK | 20 | -55 to 125

5962-9050101Q2A 数据手册

 浏览型号5962-9050101Q2A的Datasheet PDF文件第2页浏览型号5962-9050101Q2A的Datasheet PDF文件第3页浏览型号5962-9050101Q2A的Datasheet PDF文件第4页浏览型号5962-9050101Q2A的Datasheet PDF文件第5页浏览型号5962-9050101Q2A的Datasheet PDF文件第6页浏览型号5962-9050101Q2A的Datasheet PDF文件第7页 
SN54HC166, SN74HC166  
8-BIT PARALLEL-LOAD SHIFT REGISTERS  
SCLS117B – DECEMBER 1982 – REVISED MAY 1997  
SN54HC166 . . . J OR W PACKAGE  
SN74HC166 . . . D OR N PACKAGE  
(TOP VIEW)  
Synchronous Load  
Direct Overriding Clear  
Parallel-to-Serial Conversion  
SER  
V
CC  
SH/LD  
H
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
Package Options Include Plastic  
Small-Outline (D) and Ceramic Flat (W)  
Packages, Ceramic Chip Carriers (FK), and  
Standard Plastic (N) and Ceramic (J)  
300-mil DIPs  
A
B
C
Q
H
G
D
CLK INH  
CLK  
F
description  
E
GND  
CLR  
The ’HC166 parallel-in or serial-in, serial-out  
registers feature gated clock (CLK, CLK INH)  
inputs and an overriding clear (CLR) input. The  
parallel-in or serial-in modes are established by  
the shift/load (SH/LD) input. When high, SH/LD  
enables the serial (SER) data input and couples  
the eight flip-flops for serial shifting with each  
clock (CLK) pulse. When low, the parallel  
(broadside) data inputs are enabled, and  
synchronous loading occurs on the next clock  
pulse. During parallel loading, serial data flow is  
inhibited. Clocking is accomplished on the  
low-to-high-level edge of CLK through a 2-input  
positive-NORgate permitting one input to be used  
asaclock-enableorclock-inhibitfunction. Holding  
either CLK or CLK INH high inhibits clocking;  
holding either low enables the other clock input.  
This allows the system clock to be free running,  
and the register can be stopped on command with  
the other clock input. CLK INH should be changed  
to the high level only when CLK is high. CLR  
overrides all other inputs, including CLK, and  
resets all flip-flops to zero.  
SN54HC166 . . . FK PACKAGE  
(TOP VIEW)  
3
2
1
20 19  
18  
H
Q
B
4
5
6
7
8
C
NC  
17  
16  
15  
14  
H
NC  
G
D
F
CLK INH  
9 10 11 12 13  
NC – No internal connection  
The SN54HC166 is characterized for operation over the full military temperature range of –55°C to 125°C. The  
SN74HC166 is characterized for operation from –40°C to 85°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 1997, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

5962-9050101Q2A 替代型号

型号 品牌 替代类型 描述 数据表
SNJ54HC166FK TI

完全替代

8-BIT PARALLEL-LOAD SHIFT REGISTERS
SNJ54HC165FK TI

完全替代

8-BIT PARALLEL-LOAD SHIFT REGISTERS
84095012A TI

完全替代

8-BIT PARALLEL-LOAD SHIFT REGISTERS

与5962-9050101Q2A相关器件

型号 品牌 获取价格 描述 数据表
5962-9050101QEA TI

获取价格

并联负载 8 位移位寄存器 | J | 16 | -55 to 125
5962-9050101VEA TI

获取价格

并联负载 8 位移位寄存器 | J | 16 | -55 to 125
5962-90503012X TI

获取价格

SPECIALTY LOGIC CIRCUIT, CQCC20, CERAMIC, LCC-20
5962-9050301EX ETC

获取价格

Pipeline Register
5962-9050401MXA ETC

获取价格

Digital Filter
5962-9050401MXC ETC

获取价格

Digital Filter
5962-9050401MXX WEDC

获取价格

IC 32-BIT, DSP-DIGITAL FILTER, PGA155, 1.680 X 1.680 INCH, 0.345 INCH HEIGHT, PGA-155, DSP
5962-9050401MYC ETC

获取价格

Digital Filter
5962-9050401MYX WEDC

获取价格

Digital Filter, 32-Bit, CMOS, CQFP132, 0.960 X 0.960 INCH, 0.140 INCH HEIGHT, CERAMIC, LCC
5962-9050402MXA ETC

获取价格

Digital Filter