Datasheet > 5962-8970201EA

5962-8970201EA

更新时间： 2024-01-03 16:30:26

品牌	Logo	应用领域
德州仪器 - TI		逻辑集成电路触发器
页数	文件大小	规格书
13页	346K
描述
具有设置与复位端的高速 CMOS 逻辑双路负边沿触发式 J-K 触发器 \| J \| 16 \| -55 to 125

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

5962-8970201EA 技术参数

生命周期：	Obsolete	包装说明：	,
Reach Compliance Code：	unknown	风险等级：	5.84
Base Number Matches：	1

5962-8970201EA 数据手册

CD54HC112, CD74HC112,

CD54HCT112, CD74HCT112

Data sheet acquired from Harris Semiconductor

SCHS141H

Dual J-K Flip-Flop with Set and Reset

Negative-Edge Trigger

March 1998 - Revised October 2003

Features

Description

• Hysteresis on Clock Inputs for Improved Noise

Immunity and Increased Input Rise and Fall Times

The ’HC112 and ’HCT112 utilize silicon-gate CMOS

technology to achieve operating speeds equivalent to LSTTL

parts. They exhibit the low power consumption of standard

CMOS integrated circuits, together with the ability to drive 10

LSTTL loads.

[ /Title

(CD74

HC112

CD74

HCT11

• Asynchronous Set and Reset

• Complementary Outputs

• Buffered Inputs

These ﬂip-ﬂops have independent J, K, Set, Reset, and

Clock inputs and Q and Q outputs. They change state on the

negative-going transition of the clock pulse. Set and Reset

are accomplished asynchronously by low-level inputs.

• Typical f

MAX

= 60MHz at V = 5V, C = 15pF,

CC L

T = 25 C

• Fanout (Over Temperature Range)

The HCT logic family is functionally as well as pin-

compatible with the standard LS logic family.

/Sub-

ject

- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads

- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads

(Dual

J-K

Flip-

Flop

• Wide Operating Temperature Range . . . -55 C to 125 C

• Balanced Propagation Delay and Transition Times

Ordering Information

TEMP. RANGE

PART NUMBER

CD54HC112F3A

CD54HCT112F3A

CD74HC112E

( C)

PACKAGE

16 Ld CERDIP

16 Ld PDIP

• Signiﬁcant Power Reduction Compared to LSTTL

Logic ICs

-55 to 125

with

• HC Types

Setand

Reset

Nega-

- 2V to 6V Operation

- High Noise Immunity: N = 30%, N = 30% of V

IL IH CC

CD74HC112MT

CD74HC112M96

CD74HC112NSR

CD74HC112PW

CD74HC112PWR

CD74HC112PWT

CD74HCT112E

16 Ld SOIC

at V

= 5V

16 Ld SOIC

• HCT Types

16 Ld SOP

- 4.5V to 5.5V Operation

- Direct LSTTL Input Logic Compatibility,

16 Ld TSSOP

16 Ld PDIP

V = 0.8V (Max), V = 2V (Min)

IL IH

- CMOS Input Compatibility, I ≤ 1µA at V , V

OL OH

Pinout

NOTE: When ordering, use the entire part number. The sufﬁxes 96

and R denote tape and reel. The sufﬁx T denotes a small-quantity

reel of 250.

CD54HC112, CD54HCT112 (CERDIP)

CD74HC112 (PDIP, SOIC, SOP, TSSOP)

CD74HCT112 (PDIP)

TOP VIEW

1CP

16 V

15 1R

14 2R

13 2CP

12 2K

11 2J

10 2S

GND

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

12 3 4 5 6 7...13

下载PDF

与5962-8970201EA相关器件

型号	品牌	描述	获取价格	数据表
5962-8970201EX	ETC	J-K-Type Flip-Flop	获取价格
5962-8970301CA	TI	High-Speed CMOS Logic Triple 3-Input NOR Gate	获取价格
5962-8970301CX	ETC	Triple 3-input NOR Gate	获取价格
5962-8970401CA	TI	High-Speed CMOS Logic 8-Bit Serial-In/Parallel-Out Shift Register	获取价格
5962-8970401CX	TI	HCT SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CDIP14, CERAMI	获取价格
5962-8970501EA	TI	High-Speed CMOS Logic Quad 2-Input Multiplexer with Three-State Non-Inverting Outputs	获取价格

产品中心

服务支持

精选活动

关于我们

帮助中心

5962-8970201EA

5962-8970201EA 技术参数

5962-8970201EA 数据手册

与5962-8970201EA相关器件

与5962-8970201EA相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

5962-8970201EA

5962-8970201EA 技术参数

5962-8970201EA 数据手册

与5962-8970201EA相关器件

与5962-8970201EA相关文章

您还可以找

您在本页遇到什么问题？