5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> 5962-8763101VRA
5962-8763101VRA PDF预览

5962-8763101VRA

更新时间： 2024-02-24 15:19:36
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器触发器逻辑集成电路输出元件
页数 文件大小 规格书
18页 719K
描述
OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

5962-8763101VRA 技术参数

生命周期：Active零件包装代码：DFP
包装说明：DFP,针数：20
Reach Compliance Code：compliantHTS代码：8542.39.00.01
风险等级：5.33计数方向：UNIDIRECTIONAL
系列：ACTJESD-30 代码：R-GDFP-F20
长度：13.09 mm负载电容（CL）：50 pF
逻辑集成电路类型：BUS DRIVER最大I（ol）：0.05 A
位数：8功能数量：1
端口数量：2端子数量：20
最高工作温度：125 °C最低工作温度：-55 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：CERAMIC, GLASS-SEALED封装代码：DFP
封装形状：RECTANGULAR封装形式：FLATPACK
峰值回流温度（摄氏度）：NOT SPECIFIEDProp。Delay @ Nom-Sup：12.6 ns
传播延迟（tpd）：12 ns认证状态：Qualified
筛选级别：MIL-PRF-38535 Class V座面最大高度：2.54 mm
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：CMOS温度等级：MILITARY
端子形式：FLAT端子节距：1.27 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
翻译：N/A触发器类型：POSITIVE EDGE
宽度：6.92 mm

5962-8763101VRA 数据手册

 浏览型号5962-8763101VRA的Datasheet PDF文件第2页浏览型号5962-8763101VRA的Datasheet PDF文件第3页浏览型号5962-8763101VRA的Datasheet PDF文件第4页浏览型号5962-8763101VRA的Datasheet PDF文件第5页浏览型号5962-8763101VRA的Datasheet PDF文件第6页浏览型号5962-8763101VRA的Datasheet PDF文件第7页 
SN54ACT374, SN74ACT374  
OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS  
WITH 3-STATE OUTPUTS  
SCAS539F – OCTOBER 1995 – REVISED NOVEMBER 2002  
SN54ACT374 . . . J OR W PACKAGE  
SN74ACT374 . . . DB, DW, N, NS, OR PW PACKAGE  
(TOP VIEW)  
4.5-V to 5.5-V V  
Operation  
CC  
Inputs Accept Voltages to 5.5 V  
Max t of 10 ns at 5 V  
pd  
Inputs Are TTL-Voltage Compatible  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
OE  
1Q  
1D  
2D  
2Q  
3Q  
3D  
4D  
4Q  
V
CC  
8Q  
8D  
7D  
7Q  
6Q  
6D  
5D  
5Q  
CLK  
description/ordering information  
These 8-bit flip-flops feature 3-state outputs  
designed specifically for driving highly capacitive  
or relatively low-impedance loads. The devices  
are particularly suitable for implementing buffer  
registers, I/O ports, bidirectional bus drivers, and  
working registers.  
GND  
The eight flip-flops of the ’ACT374 devices are  
D-type edge-triggered flip-flops. On the positive  
transition of the clock (CLK) input, the Q outputs  
are set to the logic levels set up at the data (D)  
inputs.  
SN54ACT374 . . . FK PACKAGE  
(TOP VIEW)  
A buffered output-enable (OE) input can be used  
to place the eight outputs in either a normal logic  
state (high or low logic levels) or the  
high-impedance state. In the high-impedance  
state, the outputs neither load nor drive the bus  
lines significantly. The high-impedance state and  
the increased drive provide the capability to drive  
bus lines in bus-organized systems without need  
for interface or pullup components.  
3
2 1 20 19  
18  
2D  
2Q  
3Q  
3D  
4D  
8D  
7D  
7Q  
6Q  
4
5
6
7
8
17  
16  
15  
14 6D  
9 10 11 12 13  
OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while  
the outputs are in the high-impedance state.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
†
PACKAGE  
T
A
PDIP – N  
Tube  
SN74ACT374N  
SN74ACT374N  
Tube  
SN74ACT374DW  
SN74ACT374DWR  
SN74ACT374NSR  
SN74ACT374DBR  
SN74ACT374PWR  
SNJ54ACT374J  
SOIC – DW  
ACT374  
Tape and reel  
Tape and reel  
Tape and reel  
Tape and reel  
Tube  
–40°C to 85°C  
SOP – NS  
SSOP – DB  
TSSOP – PW  
CDIP – J  
ACT374  
AD374  
AD374  
SNJ54ACT374J  
SNJ54ACT374W  
SNJ54ACT374FK  
–55°C to 125°C  
CFP – W  
Tube  
SNJ54ACT374W  
SNJ54ACT374FK  
LCCC – FK  
Tube  
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2002, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
unless otherwise noted. On all other products, production  
processing does not necessarily include testing of all parameters.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...18

中文翻译

下载PDF

与5962-8763101VRA相关器件

型号 品牌 获取价格 描述 数据表
5962-8763101VRX TI

获取价格

 		暂无描述
5962-8763101VSA TI

获取价格

 		OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
5962-87631023A ETC

获取价格

 		Octal D-Type Flip-Flop
5962-87631023X ETC

获取价格

 		Octal D-Type Flip-Flop
5962-8763102LA ETC

获取价格

 		Octal D-Type Flip-Flop
5962-8763102LX ETC

获取价格

 		Octal D-Type Flip-Flop
5962-8763201XX ETC

获取价格

 		MIL-STD-1553/ARINC Bus Controller/RTU
5962-8763301QA ETC

获取价格

 		16-Bit Digital Signal Processor
5962-8763301QX ETC

获取价格

 		16-Bit Digital Signal Processor
5962-8763301XX ETC

获取价格

 		16-Bit Digital Signal Processor

与5962-8763101VRA相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证