5秒后页面跳转
5962-8759501LA PDF预览

5962-8759501LA

更新时间: 2024-11-30 11:06:27
品牌 Logo 应用领域
德州仪器 - TI 驱动总线驱动器总线收发器
页数 文件大小 规格书
18页 272K
描述
具有三态输出的八路总线收发器和寄存器 | JT | 24 | -55 to 125

5962-8759501LA 技术参数

生命周期:Active零件包装代码:DIP
包装说明:DIP, DIP24,.3针数:24
Reach Compliance Code:not_compliantHTS代码:8542.39.00.01
Factory Lead Time:6 weeks风险等级:5.42
控制类型:INDEPENDENT CONTROL计数方向:BIDIRECTIONAL
系列:ASJESD-30 代码:R-GDIP-T24
长度:32 mm负载电容(CL):50 pF
逻辑集成电路类型:REGISTERED BUS TRANSCEIVER最大I(ol):0.048 A
位数:8功能数量:1
端口数量:2端子数量:24
最高工作温度:125 °C最低工作温度:-55 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DIP
封装等效代码:DIP24,.3封装形状:RECTANGULAR
封装形式:IN-LINE包装方法:TUBE
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
最大电源电流(ICC):0.088 mAProp。Delay @ Nom-Sup:20 ns
传播延迟(tpd):10 ns认证状态:Not Qualified
施密特触发器:No筛选级别:MIL-STD-883
座面最大高度:5.08 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:TTL温度等级:MILITARY
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
翻译:N/A触发器类型:POSITIVE EDGE
宽度:6.92 mmBase Number Matches:1

5962-8759501LA 数据手册

 浏览型号5962-8759501LA的Datasheet PDF文件第2页浏览型号5962-8759501LA的Datasheet PDF文件第3页浏览型号5962-8759501LA的Datasheet PDF文件第4页浏览型号5962-8759501LA的Datasheet PDF文件第5页浏览型号5962-8759501LA的Datasheet PDF文件第6页浏览型号5962-8759501LA的Datasheet PDF文件第7页 
SN54ALS646, SN54ALS648, SN54AS646  
SN74ALS646A, SN74ALS648A, SN74AS646, SN74AS648  
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS  
SDAS039F – DECEMBER 1983 – REVISED JANUARY 1995  
SN54ALS646, SN54ALS648, SN54AS646 . . . JT PACKAGE  
Independent Registers for A and B Buses  
Multiplexed Real-Time and Stored Data  
Choice of True or Inverting Data Paths  
SN74ALS646A, SN74ALS648A, SN74AS646,  
SN74AS648 . . . DW OR NT PACKAGE  
(TOP VIEW)  
Choice of 3-State or Open-Collector  
CLKAB  
SAB  
DIR  
A1  
A2  
A3  
A4  
A5  
A6  
A7  
A8  
GND  
V
CC  
1
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
Outputs  
CLKBA  
SBA  
OE  
B1  
B2  
B3  
B4  
B5  
B6  
B7  
2
Package Options Include Plastic  
Small-Outline (DW) Packages, Ceramic  
Chip Carriers (FK), and Standard Plastic  
(NT) and Ceramic (JT) 300-mil DIPs  
3
4
5
6
7
DEVICE  
OUTPUT  
3 state  
LOGIC  
True  
8
SN54ALS646, SN74ALS646A, AS646  
SN54ALS648, SN74ALS648A, SN74AS648  
9
3 state  
Inverting  
10  
11  
12  
description  
B8  
These devices consist of bus-transceiver circuits  
with 3-state or open-collector outputs, D-type  
flip-flops, and control circuitry arranged for  
multiplexed transmission of data directly from the  
data bus or from the internal storage registers.  
Data on the A or B bus is clocked into the registers  
on the low-to-high transition of the appropriate  
clock (CLKAB or CLKBA) input. Figure 1  
illustrates the four fundamental bus-management  
functions that can be performed with the octal bus  
transceivers and registers.  
SN54ALS646, SN54ALS648, SN54AS646 . . . FK PACKAGE  
(TOP VIEW)  
4
3
2
1
28 27 26  
25  
OE  
B1  
B2  
NC  
A1  
A2  
A3  
NC  
A4  
A5  
A6  
5
24  
23  
22  
6
7
8
21 B3  
20 B4  
9
Output-enable (OE) and direction-control (DIR)  
inputs control the transceiver functions. In the  
transceiver mode, data present at the high-  
impedance port may be stored in either or both  
registers.  
10  
11  
19  
B5  
12 13 14 15 16 17 18  
The select-control (SAB and SBA) inputs can  
multiplex stored and real-time (transparent mode)  
NC – No internal connection  
data. Thecircuitryusedforselectcontroleliminatesthetypicaldecodingglitchthatoccursinamultiplexerduring  
the transition between stored and real-time data. DIR determines which bus receives data when OE is low. In  
the isolation mode (OE high), A data may be stored in one register and/or B data may be stored in the other  
register.  
When an output function is disabled, the input function is still enabled and can be used to store and transmit  
data. Only one of the two buses, A or B, may be driven at a time.  
The -1 version of the SN74ALS646A is identical to the standard version, except that the recommended  
maximum I  
SN54ALS648, or SN74ALS648A.  
in the -1 version is increased to 48 mA. There are no -1 versions of the SN54ALS646,  
OL  
The SN54ALS646, SN54ALS648, and SN54AS646 are characterized for operation over the full military  
temperature range of 55°C to 125°C. The SN74ALS646A, SN74ALS648A, SN74AS646, and SN74AS648 are  
characterized for operation from 0°C to 70°C.  
Copyright 1995, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与5962-8759501LA相关器件

型号 品牌 获取价格 描述 数据表
5962-87596012X ETC

获取价格

Line Receiver
5962-8759601EA ETC

获取价格

Line Receiver
5962-8759601EX ETC

获取价格

Line Receiver
5962-8759601FX ETC

获取价格

Line Receiver
5962-8759701XA ETC

获取价格

Interrupt Controller
5962-8759701XX ETC

获取价格

Interrupt Controller
5962-8759701YA ETC

获取价格

Interrupt Controller
5962-8759701YX ETC

获取价格

Interrupt Controller
5962-87600013A WEDC

获取价格

IC 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, CQCC28, Analog to Digital Converter
5962-87600013X ETC

获取价格

Analog-to-Digital Converter, 8-Bit