5秒后页面跳转
5962-8752501MCA PDF预览

5962-8752501MCA

更新时间: 2024-02-23 14:16:48
品牌 Logo 应用领域
美国国家半导体 - NSC 输出元件逻辑集成电路触发器
页数 文件大小 规格书
8页 167K
描述
IC ACT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14, CERAMIC, DIP-14, FF/Latch

5962-8752501MCA 技术参数

生命周期:Active零件包装代码:DIP
包装说明:DIP, DIP14,.3针数:14
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:5.12系列:ACT
JESD-30 代码:R-GDIP-T14长度:19.56 mm
负载电容(CL):50 pF逻辑集成电路类型:D FLIP-FLOP
最大频率@ Nom-Sup:85000000 Hz最大I(ol):0.024 A
位数:1功能数量:2
端子数量:14最高工作温度:125 °C
最低工作温度:-55 °C输出极性:COMPLEMENTARY
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DIP
封装等效代码:DIP14,.3封装形状:RECTANGULAR
封装形式:IN-LINE包装方法:TUBE
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
最大电源电流(ICC):0.02 mA传播延迟(tpd):14 ns
认证状态:Qualified筛选级别:MIL-PRF-38535
座面最大高度:5.08 mm子类别:FF/Latch
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:CMOS温度等级:MILITARY
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:6.67 mm
最小 fmax:85 MHzBase Number Matches:1

5962-8752501MCA 数据手册

 浏览型号5962-8752501MCA的Datasheet PDF文件第2页浏览型号5962-8752501MCA的Datasheet PDF文件第3页浏览型号5962-8752501MCA的Datasheet PDF文件第4页浏览型号5962-8752501MCA的Datasheet PDF文件第5页浏览型号5962-8752501MCA的Datasheet PDF文件第6页浏览型号5962-8752501MCA的Datasheet PDF文件第7页 
August 1998  
54AC74 54ACT74  
Dual D-Type Positive Edge-Triggered Flip-Flop  
Asynchronous Inputs:  
General Description  
The ’AC/’ACT74 is a dual D-type flip-flop with Asynchronous  
LOW input to SD (Set) sets Q to HIGH level  
LOW input to CD (Clear) sets Q to LOW level  
Clear and Set are independent of clock  
Simultaneous LOW on CD and SD makes both Q and Q  
HIGH  
Clear and Set inputs and complementary (Q, Q) outputs. In-  
formation at the input is transferred to the outputs on the  
positive edge of the clock pulse. Clock triggering occurs at a  
voltage level of the clock pulse and is not directly related to  
the transition time of the positive-going pulse. After the Clock  
Pulse input threshold voltage has been passed, the Data in-  
put is locked out and information present will not be trans-  
ferred to the outputs until the next rising edge of the Clock  
Pulse input.  
Features  
n ICC reduced by 50%  
n Output source/sink 24 mA  
n ’ACT74 has TTL-compatible inputs  
n Standard Microcircuit Drawing (SMD)  
— ’AC74: 5962-88520  
— ’ACT74: 5962-87525  
Logic Symbols  
DS100266-2  
DS100266-1  
Pin Names  
D1, D2  
CP1, CP2  
D1, CD2  
D1, SD2  
Q1, Q1, Q2, Q2  
Description  
Data Inputs  
IEEE/IEC  
Clock Pulse Inputs  
Direct Clear Inputs  
Direct Set Inputs  
Outputs  
C
S
DS100266-3  
FACT® is a registered trademark of Fairchild Semiconductor Corporation.  
© 1998 National Semiconductor Corporation  
DS100266  
www.national.com  

与5962-8752501MCA相关器件

型号 品牌 描述 获取价格 数据表
5962-8752501MCX ETC Dual D-Type Flip-Flop

获取价格

5962-8752501MDA TI DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

获取价格

5962-8752501MDX ETC Dual D-Type Flip-Flop

获取价格

5962-8752501SCA TI ACT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14, CERAMI

获取价格

5962-8752501SCA NSC IC ACT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14, CER

获取价格

5962-87525022X ETC Dual D-Type Flip-Flop

获取价格