5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> 5962-8688501JA
5962-8688501JA PDF预览

5962-8688501JA

更新时间： 2024-11-23 12:54:23
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器触发器逻辑集成电路输出元件
页数 文件大小 规格书
18页 584K
描述
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

5962-8688501JA 技术参数

生命周期：Active零件包装代码：DIP
包装说明：DIP-24针数：24
Reach Compliance Code：not_compliantHTS代码：8542.39.00.01
Factory Lead Time：16 weeks风险等级：5.21
Is Samacsys：N控制类型：INDEPENDENT CONTROL
计数方向：BIDIRECTIONAL系列：HC/UH
JESD-30 代码：R-CDIP-T24长度：31.75 mm
负载电容（CL）：50 pF逻辑集成电路类型：REGISTERED BUS TRANSCEIVER
最大I（ol）：0.006 A位数：8
功能数量：1端口数量：2
端子数量：24最高工作温度：125 °C
最低工作温度：-55 °C输出特性：3-STATE
输出极性：TRUE封装主体材料：CERAMIC, METAL-SEALED COFIRED
封装代码：DIP封装等效代码：DIP24,.6
封装形状：RECTANGULAR封装形式：IN-LINE
包装方法：TUBE峰值回流温度（摄氏度）：NOT SPECIFIED
电源：2/6 V最大电源电流（ICC）：0.16 mA
Prop。Delay @ Nom-Sup：87 ns传播延迟（tpd）：205 ns
认证状态：Qualified施密特触发器：No
筛选级别：MIL-STD-883座面最大高度：4.91 mm
子类别：Bus Driver/Transceiver最大供电电压 (Vsup)：6 V
最小供电电压 (Vsup)：2 V标称供电电压 (Vsup)：4.5 V
表面贴装：NO技术：CMOS
温度等级：MILITARY端子形式：THROUGH-HOLE
端子节距：2.54 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED翻译：N/A
触发器类型：POSITIVE EDGE宽度：13.4 mm
Base Number Matches：1

5962-8688501JA 数据手册

 浏览型号5962-8688501JA的Datasheet PDF文件第2页浏览型号5962-8688501JA的Datasheet PDF文件第3页浏览型号5962-8688501JA的Datasheet PDF文件第4页浏览型号5962-8688501JA的Datasheet PDF文件第5页浏览型号5962-8688501JA的Datasheet PDF文件第6页浏览型号5962-8688501JA的Datasheet PDF文件第7页 
CD54HC646, CD74HCT646  
OCTAL BUS TRANSCEIVERS AND REGISTERS  
WITH 3-STATE OUTPUTS  
SCHS278B – APRIL 2003 – REVISED APRIL 2003  
CD54HC646 . . . F PACKAGE  
CD74HCT646 . . . M PACKAGE  
(TOP VIEW)  
2-V to 6-V V  
Operation (CD54HC646)  
CC  
4.5-V to 5.5-V V  
Operation (CD74HCT646)  
CC  
Wide Operating Temperature Range of  
–55°C to 125°C  
1
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
CLKAB  
SAB  
DIR  
A1  
A2  
A3  
A4  
A5  
A6  
A7  
A8  
GND  
V
CC  
2
CLKBA  
SBA  
OE  
B1  
B2  
B3  
B4  
B5  
B6  
B7  
Balanced Propagation Delays and  
Transition Times  
3
4
Standard Outputs Drive Up To 15 LS-TTL  
Loads  
5
6
Significant Power Reduction Compared to  
LS-TTL Logic ICs  
7
8
Inputs Are TTL-Voltage Compatible  
(CD74HCT646)  
9
10  
11  
12  
Independent Registers for A and B Buses  
Multiplexed Real-Time and Stored Data  
True Data Paths  
B8  
description/ordering information  
The CD54HC646 and CD74HCT646 consist of bus-transceiver circuits with 3-state outputs, D-type flip-flops,  
and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal  
registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate  
clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can  
be performed with these devices.  
Output-enable (OE) and direction-control (DIR) inputs control the transceiver functions. In the transceiver  
mode, data present at the high-impedance port can be stored in either or both registers.  
The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. DIR  
determines which bus receives data when OE is active (low). In the isolation mode (OE high), A data can be  
stored in one register and/or B data can be stored in the other register.  
When an output function is disabled, the input function still is enabled and can be used to store data. Only one  
of the two buses, A or B, can be driven at a time.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
†
PACKAGE  
T
A
SOIC – M  
CDIP – F  
Tape and reel  
Tube  
CD74HCT646M96 HCT646M  
CD54HC646F3A CD54HC646F3A  
–55°C to 125°C  
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design  
guidelines are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2003, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
unless otherwise noted. On all other products, production  
processing does not necessarily include testing of all parameters.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...18

中文翻译

下载PDF

5962-8688501JA 替代型号

型号 品牌 替代类型 描述 数据表
SN74HC646NT3 TI

完全替代

 Octal Bus Transceivers And Registers With 3-State Outputs 24-PDIP -40 to 85
SN74HC646NT TI

功能相似

 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

与5962-8688501JA相关器件

型号 品牌 获取价格 描述 数据表
5962-8688501JX ETC

获取价格

 		Single 8-bit Bus Transceiver
5962-8688501LA ETC

获取价格

 		Single 8-bit Bus Transceiver
5962-8688501LX ETC

获取价格

 		Single 8-bit Bus Transceiver
5962-86886012A ETC

获取价格

 		Monostable Multivibrator
5962-86886012X ETC

获取价格

 		Monostable Multivibrator
5962-8688601EA TI

获取价格

 		High-Speed CMOS Logic Dual Retriggerable Precision Monostable Multivibrator
5962-8688601EX ETC

获取价格

 		Monostable Multivibrator
5962-8688701CX ETC

获取价格

 		Voltage-Feedback Operational Amplifier
5962-86888012A ETC

获取价格

 		Line Receiver
5962-86888012X ETC

获取价格

 		Line Receiver

与5962-8688501JA相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证