Datasheet > 550AD100M197DG

550AD100M197DG

更新时间： 2024-11-27 18:25:11

品牌	Logo	应用领域
芯科 - SILICON		振荡器
页数	文件大小	规格书
15页	1136K
描述
LVPECL Output Clock Oscillator,

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

550AD100M197DG 技术参数

是否Rohs认证：	符合	生命周期：	Active
Reach Compliance Code：	unknown	风险等级：	5.62
振荡器类型：	LVPECL	Base Number Matches：	1

550AD100M197DG 数据手册

Si550

REVISION D

VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO)

10 MHZ TO 1.4 GHZ

Features



Available with any frequency from

10 to 945 MHz and select

frequencies to 1.4 GHz



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Si5602



3rd generation DSPLL with

superior jitter performance (0.5 ps)

3x better temperature stability than

SAW-based oscillators



Excellent PSRR performance



Pb-free/RoHS-compliant

Ordering Information:

Applications

See page 10.



SONET/SDH

xDSL

10 GbE LAN/WAN



Low-jitter clock generation

Optical modules

Clock and data recovery



Pin Assignments:

See page 9.

Description

(Top View)

The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL circuitry to

provide a low-jitter clock at high frequencies. The Si550 supports any

frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike

traditional VCXOs, where a different crystal is required for each output

frequency, the Si550 uses one fixed crystal to provide a wide range of output

frequencies. This IC-based approach allows the crystal resonator to provide

exceptional frequency stability and reliability. In addition, DSPLL clock

synthesis provides superior supply noise rejection, simplifying the task of

generating low-jitter clocks in noisy environments typically found in

communication systems. The Si550 IC-based VCXO is factory-configurable

for a wide variety of user specifications, including frequency, supply voltage,

output format, tuning slope, and temperature stability. Specific configurations

are factory programmed at time of shipment, thereby eliminating the long

lead times associated with custom oscillators.

V_C

V_DD

CLK–

CLK+

GND

Functional Block Diagram

V_DD

Any-Frequency

Fixed

Frequency

10 MHz–1.4 GHz

CLK+

CLK–

DSPLL^®

Clock Synthesis

ADC

GND

Rev. 1.2 6/18

Si550

12 3 4 5 6 7...15

中文翻译

下载PDF

与550AD100M197DG相关器件

型号	品牌	获取价格	描述	数据表
550AD10M000DG	SILICON	获取价格	VCXO, Clock, 10MHz Min, 1417MHz Max, 10MHz Nom
550AD10M000DGR	SILICON	获取价格	VCXO, Clock, 10MHz Min, 1417MHz Max, 10MHz Nom
550AD10M000GR	SILICON	获取价格	Oscillator
550AD10M2400DGR	SILICON	获取价格	Oscillator, 10MHz Min, 1417MHz Max, 10.24MHz Nom
550AD1134M000DG	SILICON	获取价格	VCXO, Clock, 10MHz Min, 1417MHz Max, 1134MHz Nom
550AD1134M000DGR	SILICON	获取价格	VCXO, Clock, 10MHz Min, 1417MHz Max, 1134MHz Nom
550AD120M960DGR	SILICON	获取价格	Oscillator, 10MHz Min, 1417MHz Max, 120.96MHz Nom
550AD1213M000DG	SILICON	获取价格	VCXO, Clock, 10MHz Min, 1417MHz Max, 1213MHz Nom
550AD1213M000DGR	SILICON	获取价格	VCXO, Clock, 10MHz Min, 1417MHz Max, 1213MHz Nom
550AD1213M000GR	SILICON	获取价格	Oscillator

与550AD100M197DG相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

47
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

35
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

64
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

61

产品中心

服务支持

精选活动

关于我们

帮助中心

550AD100M197DG

550AD100M197DG 技术参数

550AD100M197DG 数据手册

与550AD100M197DG相关器件

与550AD100M197DG相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

550AD100M197DG

550AD100M197DG 技术参数

550AD100M197DG 数据手册

与550AD100M197DG相关器件

与550AD100M197DG相关文章

您还可以找

您在本页遇到什么问题？