5秒后页面跳转
550AA62M0000DG PDF预览

550AA62M0000DG

更新时间: 2024-02-22 08:58:59
品牌 Logo 应用领域
芯科 - SILICON /
页数 文件大小 规格书
15页 108K
描述
Oscillator, 10MHz Min, 1417MHz Max, 62MHz Nom

550AA62M0000DG 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:DILCC6,.2Reach Compliance Code:compliant
风险等级:5.57安装特点:SURFACE MOUNT
端子数量:6最大工作频率:1417 MHz
最小工作频率:10 MHz标称工作频率:62 MHz
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装等效代码:DILCC6,.2
电源:3.3 V认证状态:Not Qualified
子类别:Other Oscillators最大压摆率:130 mA
标称供电电压:3.3 V表面贴装:YES
Base Number Matches:1

550AA62M0000DG 数据手册

 浏览型号550AA62M0000DG的Datasheet PDF文件第2页浏览型号550AA62M0000DG的Datasheet PDF文件第3页浏览型号550AA62M0000DG的Datasheet PDF文件第4页浏览型号550AA62M0000DG的Datasheet PDF文件第5页浏览型号550AA62M0000DG的Datasheet PDF文件第6页浏览型号550AA62M0000DG的Datasheet PDF文件第7页 
Si550  
REVISION D  
VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO)  
10 MHZ TO 1.4 GHZ  
Features  
Available with any frequency from  
10 to 945 MHz and select  
frequencies to 1.4 GHz  
Internal fixed crystal frequency  
ensures high reliability and low  
aging  
Available CMOS, LVPECL,  
LVDS, and CML outputs  
3.3, 2.5, and 1.8 V supply options  
Industry-standard 5 x 7 mm  
package and pinout  
Si5602  
®
3rd generation DSPLL with  
superior jitter performance (0.5 ps)  
3x better temperature stability than  
SAW-based oscillators  
Excellent PSRR performance  
Pb-free/RoHS-compliant  
Ordering Information:  
Applications  
See page 10.  
SONET/SDH  
xDSL  
10 GbE LAN/WAN  
Low-jitter clock generation  
Optical modules  
Clock and data recovery  
Pin Assignments:  
See page 9.  
Description  
(Top View)  
®
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL circuitry to  
provide a low-jitter clock at high frequencies. The Si550 supports any  
frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike  
traditional VCXOs, where a different crystal is required for each output  
frequency, the Si550 uses one fixed crystal to provide a wide range of output  
frequencies. This IC-based approach allows the crystal resonator to provide  
exceptional frequency stability and reliability. In addition, DSPLL clock  
synthesis provides superior supply noise rejection, simplifying the task of  
generating low-jitter clocks in noisy environments typically found in  
communication systems. The Si550 IC-based VCXO is factory-configurable  
for a wide variety of user specifications, including frequency, supply voltage,  
output format, tuning slope, and temperature stability. Specific configurations  
are factory programmed at time of shipment, thereby eliminating the long  
lead times associated with custom oscillators.  
VC  
VDD  
1
2
3
6
5
4
OE  
CLK–  
CLK+  
GND  
Functional Block Diagram  
VDD  
Any-Frequency  
Fixed  
Frequency  
XO  
10 MHz–1.4 GHz  
CLK+  
CLK–  
DSPLL®  
Clock Synthesis  
ADC  
Vc  
OE  
GND  
Rev. 1.1 4/13  
Copyright © 2013 by Silicon Laboratories  
Si550  

与550AA62M0000DG相关器件

型号 品牌 描述 获取价格 数据表
550AA669M326DG SILICON Oscillator, 10MHz Min, 1417MHz Max, 669.326MHz Nom

获取价格

550AA669M326DGR SILICON Oscillator, 10MHz Min, 1417MHz Max, 669.326MHz Nom

获取价格

550AA669M327DGR SILICON Oscillator, 10MHz Min, 1417MHz Max, 669.327MHz Nom

获取价格

550AA693M750DG SILICON Oscillator, 10MHz Min, 1417MHz Max, 693.75MHz Nom

获取价格

550AA693M750DGR SILICON Oscillator, 10MHz Min, 1417MHz Max, 693.75MHz Nom

获取价格

550AA737M280DG SILICON Oscillator, 10MHz Min, 1417MHz Max, 737.28MHz Nom

获取价格