Datasheet > 54LS163AW

54LS163AW

更新时间： 2024-11-08 22:45:31

品牌	Logo	应用领域
美国国家半导体 - NSC		计数器
页数	文件大小	规格书
12页	213K
描述
Synchronous 4-Bit Binary Counters

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

54LS163AW 数据手册

May 1992

54LS161A/DM54LS161A/DM74LS161A,

54LS163A/DM54LS163A/DM74LS163A

Synchronous 4-Bit Binary Counters

General Description

These synchronous, presettable counters feature an inter-

nal carry look-ahead for application in high-speed counting

designs. The LS161A and LS163A are 4-bit binary counters.

The carry output is decoded by means of a NOR gate, thus

preventing spikes during the normal counting mode of oper-

ation. Synchronous operation is provided by having all flip-

flops clocked simultaneously so that the outputs change co-

incident with each other when so instructed by the count-

enable inputs and internal gating. This mode of operation

eliminates the output counting spikes which are normally

associated with asynchronous (ripple clock) counters. A

buffered clock input triggers the four flip-flops on the rising

(positive-going) edge of the clock input waveform.

gating. Instrumental in accomplishing this function are two

count-enable inputs and a ripple carry output.

Both count-enable inputs (P and T) must be high to count,

and input T is fed forward to enable the ripple carry output.

The ripple carry output thus enabled will produce a high-lev-

el output pulse with a duration approximately equal to the

high-level portion of the Q output. This high-level overflow

ripple carry pulse can be used to enable successive cascad-

ed stages. High-to-low level transitions at the enable P or T

inputs may occur, regardless of the logic level of the clock.

These counters feature a fully independent clock circuit.

Changes made to control inputs (enable P or T or load) that

will modify the operating mode have no effect until clocking

occurs. The function of the counter (whether enabled, dis-

abled, loading, or counting) will be dictated solely by the

conditions meeting the stable set-up and hold times.

These counters are fully programmable; that is, the outputs

may be preset to either level. As presetting is synchronous,

setting up a low level at the load input disables the counter

and causes the outputs to agree with the setup data after

the next clock pulse, regardless of the levels of the enable

input. The clear function for the LS161A is asynchronous;

and a low level at the clear input sets all four of the flip-flop

outputs low, regardless of the levels of clock, load, or en-

able inputs. The clear function for the LS163A is synchro-

nous; and a low level at the clear inputs sets all four of the

flip-flop outputs low after the next clock pulse, regardless of

the levels of the enable inputs. This synchronous clear al-

lows the count length to be modified easily, as decoding the

maximum count desired can be accomplished with one ex-

ternal NAND gate. The gate output is connected to the clear

input to synchronously clear the counter to all low outputs.

Features

Synchronously programmable

Internal look-ahead for fast counting

Carry output for n-bit cascading

Synchronous counting

Load control line

Diode-clamped inputs

Typical propagation time, clock to Q output 14 ns

Typical clock frequency 32 MHz

Typical power dissipation 93 mW

Alternate

Military/Aerospace

device

(54LS161,

The carry look-ahead circuitry provides for cascading coun-

ters for n-bit synchronous applications without additional

54LS163) is available. Contact a National Semiconduc-

tor Sales Office/Distributor for specificaitons.

Connection Diagram

Dual-In-Line Package

Order Numbers 54LS161ADMQB, 54LS161AFMQB,

54LS161ALMQB, 54LS163ADMQB, 54LS163AFMQB,

54LS163ALMQB, DM54LS161AJ, DM54LS161AW,

DM54LS163AJ, DM54LS163AW, DM74LS161AM,

DM74LS161AN, DM74LS163AM or DM74LS163AN

See NS Package Number E20A, J16A,

M16A, N16E or W16A

TL/F/6397–1

1995 National Semiconductor Corporation

TL/F/6397

RRD-B30M105/Printed in U. S. A.

12 3 4 5 6 7...12

中文翻译

下载PDF

与54LS163AW相关器件

型号	品牌	获取价格	描述	数据表
54LS164	NSC	获取价格	8-Bit Serial In/Parallel Out Shift Registers
54LS164/B2A	YAGEO	获取价格	Serial In Parallel Out, LS Series, 8-Bit, Right Direction, True Output, TTL, CQCC20
54LS164/B2A	PHILIPS	获取价格	Shift Register, 8-Bit, TTL, CQCC20
54LS164/B2AJC	MOTOROLA	获取价格	LS SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CQCC20, CERAMIC
54LS164/BCA	YAGEO	获取价格	Serial In Parallel Out, LS Series, 8-Bit, Right Direction, True Output, TTL, CDIP14
54LS164/BCX	YAGEO	获取价格	Serial In Parallel Out, LS Series, 8-Bit, Right Direction, True Output, TTL, CDIP14, CERAM
54LS164DM	TI	获取价格	IC,SHIFT REGISTER,LS-TTL,DIP,14PIN,CERAMIC
54LS164DMQB	FAIRCHILD	获取价格	Serial In Parallel Out, LS Series, 8-Bit, Right Direction, True Output, TTL, CDIP14, CERAM
54LS164DMQB	NSC	获取价格	8-Bit Serial In/Parallel Out Shift Registers
54LS164FMQB	NSC	获取价格	8-Bit Serial In/Parallel Out Shift Registers

与54LS163AW相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

21
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

20
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

45
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

38

产品中心

服务支持

精选活动

关于我们

帮助中心

54LS163AW

54LS163AW 数据手册

与54LS163AW相关器件

与54LS163AW相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

54LS163AW

54LS163AW 数据手册

与54LS163AW相关器件

与54LS163AW相关文章

您还可以找

您在本页遇到什么问题？