5秒后页面跳转
54AC175DMQB PDF预览

54AC175DMQB

更新时间: 2024-02-27 07:49:51
品牌 Logo 应用领域
德州仪器 - TI 输出元件逻辑集成电路触发器
页数 文件大小 规格书
12页 207K
描述
AC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16, CERAMIC, DIP-16

54AC175DMQB 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DIP包装说明:CERAMIC, DIP-16
针数:16Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.32
Is Samacsys:N系列:AC
JESD-30 代码:R-GDIP-T16JESD-609代码:e0
长度:19.43 mm负载电容(CL):50 pF
逻辑集成电路类型:D FLIP-FLOP最大频率@ Nom-Sup:95000000 Hz
最大I(ol):0.012 A位数:4
功能数量:1端子数量:16
最高工作温度:125 °C最低工作温度:-55 °C
输出极性:COMPLEMENTARY封装主体材料:CERAMIC, GLASS-SEALED
封装代码:DIP封装等效代码:DIP16,.3
封装形状:RECTANGULAR封装形式:IN-LINE
包装方法:TUBE峰值回流温度(摄氏度):NOT SPECIFIED
电源:3.3/5 V认证状态:Not Qualified
筛选级别:38535Q/M;38534H;883B座面最大高度:5.08 mm
子类别:FF/Latches最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V表面贴装:NO
技术:CMOS温度等级:MILITARY
端子面层:Tin/Lead (Sn/Pb)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:POSITIVE EDGE
宽度:7.62 mmBase Number Matches:1

54AC175DMQB 数据手册

 浏览型号54AC175DMQB的Datasheet PDF文件第2页浏览型号54AC175DMQB的Datasheet PDF文件第3页浏览型号54AC175DMQB的Datasheet PDF文件第4页浏览型号54AC175DMQB的Datasheet PDF文件第5页浏览型号54AC175DMQB的Datasheet PDF文件第6页浏览型号54AC175DMQB的Datasheet PDF文件第7页 
August 1998  
54AC175 54ACT175  
Quad D Flip-Flop  
n Buffered positive edge-triggered clock  
n Asynchronous common reset  
n True and complement output  
n Outputs source/sink 24 mA  
n ’ACT175 has TTL-compatible inputs  
n Standard Microcircuit Drawing (SMD)  
— ’AC175: 5962-89552  
General Description  
The ’AC/’ACT175 is a high-speed quad D flip-flop. The de-  
vice is useful for general flip-flop requirements where clock  
and clear inputs are common. The information on the D in-  
puts is stored during the LOW-to-HIGH clock transition. Both  
true and complemented outputs of each flip-flop are pro-  
vided. A Master Reset input resets all flip-flops, independent  
of the Clock or D inputs, when LOW.  
— ’ACT175: 5962-89693  
Features  
n Edge-triggered D-type inputs  
Logic Symbols  
Connection Diagrams  
Pin Assignment  
for DIP and Flatpak  
DS100278-1  
IEEE/IEC  
DS100278-3  
Pin Assignment for LCC  
DS100278-2  
DS100278-4  
Pin Names  
D0–D3  
CP  
Description  
Data Inputs  
Clock Pulse Input  
Master Reset Input  
True Outputs  
MR  
Q0–Q3  
Q0–Q3  
Complement Outputs  
FACT® is a registered trademark of Fairchild Semiconductor Corporation.  
© 1998 National Semiconductor Corporation  
DS100278  
www.national.com  

与54AC175DMQB相关器件

型号 品牌 描述 获取价格 数据表
54AC175E-QMLV ETC Quad D-Type Flip-Flop

获取价格

54AC175ERQMLV ETC Quad D-Type Flip-Flop

获取价格

54AC175F NSC Quad D Flip-Flop

获取价格

54AC175FM TI AC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP16, CERAMIC, FP-

获取价格

54AC175FM-MLS TI AC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP16, CERAMIC, FP-

获取价格

54AC175FMQB TI AC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP16, CERAMIC, FP-

获取价格