5秒后页面跳转
54AC109DM PDF预览

54AC109DM

更新时间: 2024-02-26 14:42:58
品牌 Logo 应用领域
德州仪器 - TI 输出元件逻辑集成电路触发器
页数 文件大小 规格书
12页 233K
描述
IC AC SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16, CERAMIC, DIP-16, FF/Latch

54AC109DM 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:DIP, DIP16,.3Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.3
系列:ACJESD-30 代码:R-GDIP-T16
JESD-609代码:e0长度:19.43 mm
负载电容(CL):50 pF逻辑集成电路类型:J-KBAR FLIP-FLOP
最大频率@ Nom-Sup:65000000 Hz最大I(ol):0.012 A
位数:2功能数量:2
端子数量:16最高工作温度:125 °C
最低工作温度:-55 °C输出极性:COMPLEMENTARY
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DIP
封装等效代码:DIP16,.3封装形状:RECTANGULAR
封装形式:IN-LINE峰值回流温度(摄氏度):NOT SPECIFIED
电源:3.3/5 V传播延迟(tpd):17.5 ns
认证状态:Not Qualified座面最大高度:5.08 mm
子类别:FF/Latches最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):3.3 V
表面贴装:NO技术:CMOS
温度等级:MILITARY端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:7.62 mm
最小 fmax:95 MHz

54AC109DM 数据手册

 浏览型号54AC109DM的Datasheet PDF文件第2页浏览型号54AC109DM的Datasheet PDF文件第3页浏览型号54AC109DM的Datasheet PDF文件第4页浏览型号54AC109DM的Datasheet PDF文件第5页浏览型号54AC109DM的Datasheet PDF文件第6页浏览型号54AC109DM的Datasheet PDF文件第7页 
August 1998  
54AC109 54ACT109  
Dual JK Positive Edge-Triggered Flip-Flop  
Simultaneous LOW on CD and SD makes both Q and Q  
General Description  
HIGH  
The ’AC/’ACT109 consists of two high-speed completely in-  
dependent transition clocked JK flip-flops. The clocking op-  
eration is independent of rise and fall times of the clock  
waveform. The JK design allows operation as a D flip-flop  
(refer to ’AC/’ACT74 data sheet) by connecting the J and K  
inputs together.  
Features  
n ICC reduced by 50%  
n Outputs source/sink 24 mA  
n ’ACT109 has TTL-compatible inputs  
n Standard Military Drawing (SMD)  
— ’AC109: 5962-89551  
Asynchronous Inputs:  
LOW input to SD (Set) sets Q to HIGH level  
LOW input to CD (Clear) sets Q to LOW level  
Clear and Set are independent of clock  
— ’ACT109: 5962-88534  
Logic Symbol  
IEEE/IEC  
DS100267-1  
DS100267-7  
Pin Names  
J1, J2, K1, K2  
CP1, CP2  
Description  
Data Inputs  
Clock Pulse Inputs  
Direct Clear Inputs  
Direct Set Inputs  
Outputs  
C
D1, CD2  
D1, SD2  
Q1, Q2, Q1, Q2  
S
DS100267-2  
FACT® is a registered trademark of Fairchild Semiconductor Corporation.  
© 1998 National Semiconductor Corporation  
DS100267  
www.national.com  

与54AC109DM相关器件

型号 品牌 描述 获取价格 数据表
54AC109DMQB ETC J-K-Type Flip-Flop

获取价格

54AC109F NSC Dual JK Positive Edge-Triggered Flip-Flop

获取价格

54AC109FM TI AC SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP16, CE

获取价格

54AC109FMQB ETC J-K-Type Flip-Flop

获取价格

54AC109L NSC Dual JK Positive Edge-Triggered Flip-Flop

获取价格

54AC109LM ETC Logic IC

获取价格