5秒后页面跳转
54ABT646W-QML PDF预览

54ABT646W-QML

更新时间: 2024-01-08 04:10:07
品牌 Logo 应用领域
德州仪器 - TI 输出元件
页数 文件大小 规格书
14页 307K
描述
ABT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDFP24, CERAMIC, FP-24

54ABT646W-QML 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:DFP, FL24,.4Reach Compliance Code:unknown
风险等级:5.69其他特性:WITH DIRECTION CONTROL
控制类型:INDEPENDENT CONTROL计数方向:BIDIRECTIONAL
系列:ABTJESD-30 代码:R-GDFP-F24
JESD-609代码:e0长度:15.43 mm
逻辑集成电路类型:REGISTERED BUS TRANSCEIVER最大I(ol):0.048 A
位数:8功能数量:1
端口数量:2端子数量:24
最高工作温度:125 °C最低工作温度:-55 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DFP
封装等效代码:FL24,.4封装形状:RECTANGULAR
封装形式:FLATPACK峰值回流温度(摄氏度):NOT SPECIFIED
电源:5 VProp。Delay @ Nom-Sup:7.9 ns
传播延迟(tpd):8.8 ns认证状态:Not Qualified
筛选级别:MIL-PRF-38535座面最大高度:2.286 mm
子类别:Bus Driver/Transceivers最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:BICMOS
温度等级:MILITARY端子面层:Tin/Lead (Sn/Pb)
端子形式:FLAT端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
翻译:N/A触发器类型:POSITIVE EDGE
Base Number Matches:1

54ABT646W-QML 数据手册

 浏览型号54ABT646W-QML的Datasheet PDF文件第2页浏览型号54ABT646W-QML的Datasheet PDF文件第3页浏览型号54ABT646W-QML的Datasheet PDF文件第4页浏览型号54ABT646W-QML的Datasheet PDF文件第5页浏览型号54ABT646W-QML的Datasheet PDF文件第6页浏览型号54ABT646W-QML的Datasheet PDF文件第7页 
July 1998  
54ABT646  
Octal Transceivers and Registers with TRI-STATE®  
Outputs  
General Description  
Features  
n Independent registers for A and B buses  
n Multiplexed real-time and stored data  
The ’ABT646 consists of bus transceiver circuits with  
TRI-STATE, D-type flip-flops, and control circuitry arranged  
for multiplexed transmission of data directly from the input  
bus or from the internal registers. Data on the A or B bus will  
be clocked into the registers as the appropriate clock pin  
goes to a high logic level. Control OE and direction pins are  
provided to control the transceiver function. In the trans-  
ceiver mode, data present at the high impedance port may  
be stored in either the A or the B register or in both. The se-  
lect controls can multiplex stored and real-time (transparent  
mode) data. The direction control determines which bus will  
receive data when the enable control OE is Active LOW. In  
the isolation mode (control OE HIGH), A data may be stored  
in the B register and/or B data may be stored in the A regis-  
ter.  
n A and B output sink capability of 48 mA, source  
capability of 24 mA  
n Guaranteed multiple output switching specifications  
n Output switching specified for both 50 pF and 250 pF  
loads  
n Guaranteed simultaneous switching noise level and  
dynamic threshold performance  
n Guaranteed latchup protection  
n High impedance glitch free bus loading during entire  
power up and power down cycle  
n Nondestructive hot insertion capability  
n Standard Microcircuit Drawing (SMD) 5962-9457701  
Ordering Code  
Military  
54ABT646J-QML  
54ABT646W-QML  
54ABT646E-QML  
Package Number  
J24A  
Package Description  
24-Lead Ceramic Dual-In-Line  
W24C  
24-Lead Cerpack  
E28A  
28-Lead Ceramic Leadless Chip Carrier, Type C  
TRI-STATE® is a registered trademark of National Semiconductor Corporation.  
© 1998 National Semiconductor Corporation  
DS100209  
www.national.com  

与54ABT646W-QML相关器件

型号 品牌 描述 获取价格 数据表
54ABT648/B3A ETC Single 8-Bit Inverting Bus Transceiver

获取价格

54ABT648/BKA ETC Single 8-Bit Inverting Bus Transceiver

获取价格

54ABT648/BLA ETC Single 8-Bit Inverting Bus Transceiver

获取价格

54ABT652 NSC Octal Transceivers and Registers with TRI-STATE Outputs

获取价格

54ABT652/B3A ETC Single 8-bit Bus Transceiver

获取价格

54ABT652/BKA ETC Single 8-bit Bus Transceiver

获取价格