5秒后页面跳转
54ABT16500WQML PDF预览

54ABT16500WQML

更新时间: 2024-02-22 23:38:45
品牌 Logo 应用领域
美国国家半导体 - NSC 总线收发器
页数 文件大小 规格书
8页 116K
描述
暂无描述

54ABT16500WQML 数据手册

 浏览型号54ABT16500WQML的Datasheet PDF文件第2页浏览型号54ABT16500WQML的Datasheet PDF文件第3页浏览型号54ABT16500WQML的Datasheet PDF文件第4页浏览型号54ABT16500WQML的Datasheet PDF文件第5页浏览型号54ABT16500WQML的Datasheet PDF文件第6页浏览型号54ABT16500WQML的Datasheet PDF文件第7页 
July 1998  
54ABT16500  
18-Bit Universal Bus Transceivers with TRI-STATE®  
Outputs  
To ensure the high-impedance state during power up or  
power down, OE should be tied to GND through a pulldown  
resistor; the minimum value of the resistor is determined by  
the current-sourcing capability of the driver.  
General Description  
These 18-bit universal bus transceivers combine D-type  
latches and D-type flip-flops to allow data flow in transparent,  
latched, and clocked modes.  
Data flow in each direction is controlled by output-enable  
(OEAB and OEBA), latch-enable (LEAB and LEBA), and  
clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the  
device operates in the transparent mode when LEAB is high.  
When LEAB is low, the A data is latched if CLKAB is held at  
a high or low logic level. If LEAB is low, the A bus data is  
stored in the latch/flip-flop on the high-to-low transition of  
CLKAB. Output-enable OEAB is active-high. When OEAB is  
high, the outputs are active. When OEAB is low, the outputs  
are in the high-impedance state.  
Features  
n Combines D-Type latches and D-Type flip-flops for  
operation in transparent, latched, or clocked mode  
n Flow-through architecture optimizes PCB layout  
n Guaranteed latch-up protection  
n High impedance glitch free bus loading during entire  
power up and power down cycle  
n Non-destructive hot insertion capability  
n Standard Microcircuit Drawing (SMD) 5962-9687001  
Data flow for B to A is similar to that of A to B but uses OEBA,  
LEBA, and CLKBA. The output enables are complementary  
(OEAB is active high and OEBA is active low).  
Ordering Code  
Military  
Package  
Number  
Package Description  
54ABT16500W-QML  
WA56A  
56-Lead Cerpack  
TRI-STATE® is a registered trademark of National Semiconductor Corporation.  
1
© 1998 National Semiconductor Corporation  
DS100225  
www.national.com  
PrintDate=1998/07/14 PrintTime=11:08:55 43605 ds100225 Rev. No. 1 cmserv Proof  
1

与54ABT16500WQML相关器件

型号 品牌 描述 获取价格 数据表
54ABT16500W-QML NSC 18-Bit Universal Bus Transceivers with TRI-STATE Outputs

获取价格

54ABT16646 NSC 16-Bit Transceivers and Registers with TRI-STATE Outputs

获取价格

54ABT16646W-QML NSC 16-Bit Transceivers and Registers with TRI-STATE Outputs

获取价格

54ABT16794CSSM TI ABT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO56, 0.300 INCH, PLA

获取价格

54ABT16794CSSMX TI ABT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO56

获取价格

54ABT16952C FAIRCHILD 16-Bit Registered Transceiver with 3-STATE Outputs

获取价格