Datasheet > 524S

524S

更新时间： 2024-11-04 14:58:03

阅读下载

中文翻译

获取价格

如果您发现信息不准确，欢迎纠错

524S 数据手册

Low Skew 1 to 4 Clock Buffer

524S

DATASHEET

Description

Features

The 524S is a low skew, single input to four output, clock

buffer. The 524S has best in class additive phase jitter of sub

50 fsec. The 524S is Power Down Tolerant (PDT). PDT

designated inputs may be driven before VDD is applied,

without damage to the device.

• Low additive phase jitter RMS: 50fs

• Extremely low skew outputs (50ps)

• Low cost clock buffer

• Packaged in 8-SOIC and 8-DFN, Pb-free

• ICLK is PDT and may be driven before VDD is applied

• Direct-coupled signal path suitable for 1pps clocks

• Input/Output clock frequency up to 200MHz

• Non-inverting output clock

Renesas makes many non-PLL and PLL based low skew

output devices as well as Zero Delay Buffers to synchronize

clocks. Contact us for all of your clocking needs.

• Ideal for networking clocks

• Operating Voltages: 1.8V to 3.3V

• Advanced, low power CMOS process

• Extended temperature range (-40°C to +105°C)

Block Diagram

ICLK

AUGUST 9, 2021

12 3 4 5 6 7 8

中文翻译

下载PDF

型号	品牌	获取价格	描述	数据表
524TX	REDLION	获取价格	Unmanaged Industrial Ethernet Switch
524TX-A	REDLION	获取价格	Unmanaged Industrial Ethernet Switch
524TX-N	REDLION	获取价格	Unmanaged Industrial Ethernet Switch
524V13	NTE	获取价格	High Transient Current Capability
524V15	NTE	获取价格	High Transient Current Capability
524V17	NTE	获取价格	High Transient Current Capability
524V25	NTE	获取价格	High Transient Current Capability
524V27	NTE	获取价格	High Transient Current Capability
524V42	NTE	获取价格	High Transient Current Capability
524V48	NTE	获取价格	High Transient Current Capability