HcMOS 5x3.2mm 3.3V SMD Osꢀiꢁꢁator
RoHS compꢁiant / Pꢂ Free
Modeꢁ: F530l SERIES
Rev. 5/7/2009
http://www.foxonline.com/need_a_sample.htm
Page 1 of 2
XpressO® Equivalent
OPTIONS
• 5.0V (F550L) Version Available
FEATuRES
• 3.3V Operation
FXO-HC53
• Standby Function
• Tape and Reel (1,000 pcs. STD)
Why XpressO?
Lower Cost, Faster Delivery, Low Jitter!
• PART NuMbER SElEcTIONLearn More - Internet Required
5.0 ± 0.2
Model
Number
F530L
Frequency
Operating
Frequency
# 4
# 3
Part Number
Stability1 Temperature (ºC) Range (MHz)
474-Frequency-xxxxx
475-Frequency-xxxxx
476-Frequency-xxxxx
550-Frequency-xxxxx
492-Frequency-xxxxx
636-Frequency-xxxxx
546-Frequency-xxxxx
±100PPM
±100PPM
±50PPM
±50PPM
±25PPM
±25PPM*
±20PPM*
-10 ~ +70
-40 ~ +85
-10 ~ +70
-40 ~ +85
-10 ~ +70
-40 ~ +85
-10 ~ +70
1.544 ~ 155.520
1.544 ~ 155.520
1.544 ~ 155.520
1.544 ~ 155.520
1.544 ~ 155.520
1.544 ~ 155.520
1.544 ~ 77.760
Top
3.2 ± 0.2
View
F530LR
F535L
F535LR
F536L
F536LR
F538L
Dot denotes
pin 1
# 2
# 1
• ElEcTRIcAl cHARAcTERISTIcS
1.3 Max
MAX (unless otherwise noted)
PARAMETERS
1.544 ~ 155.520 MHz
-55ºC ~ +125ºC
3.3V ± 10%
Frequency Range (FO)
Storage Temperature Range (TSTG)
2.54±0.1
Supply Voltage
Input Current
(VDD)
(IDD)
# 2
# 1
15mA
20mA
25mA
1.544 ~ 32.000 MHz
32.000+ ~ 50.000 MHz
50.000+ ~ 67.000 MHz
Bottom
View
# 3
# 4
1.2
1.0
40mA
67.000+ ~ 155.520 MHz
40% ~ 60%
7nS
7nS
10% VDD
90% VDD Min
2mA Min
-2mA Min
15pF
10µA
10mS
150nS
10mS
Output Symmetry (50% VDD)
Rise Time (10% ~ 90% VDD) (TR)
Fall Time (90% ~ 10% VDD) (TF)
Recommended
Solder Pad Layout
Output Voltage
(VOL)
2.54
(VOH)
Output Current
(IOL)
(IOH)
1.29
Output Load
(HCMOS)
2.25
Standby Current
Start-up Time
(TS)
Output Disable Time 2
Output Enable Time 2
1.24
260ºC / 10 Seconds
1
Au
Reflow Soldering Temp
Moisture Sensitivity Level (MSL)
Termination Finish
1 Inclusive of 25ºC tolerance, operating temperature range, input voltage change, load change, aging,
shock, and vibration. *Excludes Shock/Vibration
Pin Connections
2 An internal pullup resistor from pin 1 to pin 4 allows active output if pin 1 is left open.
#1 E/D
#2 GND
#3 Oꢃtpꢃt
#4 V DD
Note: A 0.01µF bypass capacitor should be placed between VDD (Pin 4) and GND (Pin 2) to
minimize power supply line noise.
Drawing is for reference to critical specifications defined by size measurements.
Certain non-critical visual attributes, such as side castellations, reference pin shape, etc. may
vary. All specifications subject to change without notice.
• ENAblE / DISAblE FuNcTION
INH (Pin 1)
OPEN 2
OUTPUT (Pin 3)
ACTIVE
'1' Level VIH ≥ 70% VDD
'0' Level VIL ≤ 30% VDD
ACTIVE
High Z
FOXElectronics 5570 Enterprise Parkway Fort Myers, Florida 33905 USA +1.239.693.0099 FAX +1.239.693.1554 http://www.foxonline.com
EMEA Tel/Fax: +44 .1767.312632 | Asia Hong Kong Tel: +852.2854.4285 Fax +852.2854.4282
| Japan Tel: +81.3.3374/2079 Fax: +81.3.3374.5221
© 2009 FOX ELECTRONICS | ISO9001:2000 Certified
5秒后页面跳转
SG3525资料手册详解：SG3525参数分析、引脚说明、应用介绍
AT89C51单片机资料手册详细解析及应用示例
CP2102资料手册解读：CP2102引脚说明、关键参数分析
资料手册解读：UC3842参数和管脚说明
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
