5秒后页面跳转
3GPW64D-80N-0.750 PDF预览

3GPW64D-80N-0.750

更新时间: 2024-11-07 06:43:31
品牌 Logo 应用领域
玛居礼 - MERCURY /
页数 文件大小 规格书
3页 208K
描述
Oscillator, 0.75MHz Min, 800MHz Max, 0.75MHz Nom

3GPW64D-80N-0.750 技术参数

是否Rohs认证: 不符合生命周期:Contact Manufacturer
包装说明:DILCC6,.35Reach Compliance Code:compliant
风险等级:5.65安装特点:SURFACE MOUNT
端子数量:6最大工作频率:800 MHz
最小工作频率:0.75 MHz标称工作频率:0.75 MHz
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:CERAMIC封装等效代码:DILCC6,.35
电源:3.3 V认证状态:Not Qualified
子类别:Other Oscillators最大压摆率:25 mA
标称供电电压:3.3 V表面贴装:YES
Base Number Matches:1

3GPW64D-80N-0.750 数据手册

 浏览型号3GPW64D-80N-0.750的Datasheet PDF文件第2页浏览型号3GPW64D-80N-0.750的Datasheet PDF文件第3页 
Min.  
750KHz  
Max.  
800MHz  
F group  
0.5 ps  
W group  
4.0 ps  
GP  
LVPECL Differential  
Thru-Hole  
SMD  
3.3V  
Applications  
GPF and GPW uses high-Q fundamental crystals and low jitter multiplier circuits.  
GPF offers < 1 ps phase jitter at only a fraction of the cost of a high frequency  
fundamental crystal VCXO. GPW series has moderate jitter at a low cost.  
General specifications of GPF and GPW only , at Ta=+25°C , CL=15pF  
Model  
" GPF " series  
" GPW " series  
High Q fundamental crystal +  
low jitter multiplier circuit  
High Q fundamental crystal +  
multiplier circuit  
Technology  
Output Logic  
LVPECL Differential  
Available Frequency Range  
Supply Voltage VDD  
38.0 MHz ~ 640.0 MHz  
+3.3 VDD ± 5%  
" 3 "  
750 KHz ~ 800.0 MHz  
+3.3 VDD ± 5%  
" 3 "  
Supply Voltage Code  
VDD-1.025 min. Termination: RL=50 to (VDD-2.0V). See test circuit below.  
VDD-1.620 max. Termination: RL=50 to (VDD-2.0V). See test circuit below.  
Output Logic " High " , " 1 "  
Output Logic " Low " , " 0 "  
Integrated Phase Jitter (12 KHz to 20 MHz)  
0.4 ps typical; 0.5 ps max. [ for 156.250 MHz ]  
3.0 ps typical; 5 ps max. [ for 156.250 MHz ]  
2.6 ps typical; 4 ps max. [ for 155.520 MHz ]  
Period Jitter ( RMS ; Decoupling  
capacitor between VDD and ground )  
4.3 ps typical. [ for 155.520 MHz  
27 ps typical. [ for 155.520 MHz  
]
Period Jitter ( peak-to-peak ;Decoupling  
capacitor between VDD and ground )  
20 ps typical; 30 ps max. [ for 156.250 MHz ]  
]
38 MHz ~ 100 MHz - - - - - - - - - 65 mA max  
100.01 MHz ~ 320 MHz - - - - - - - 80 mA max.  
320.01 MHz ~ 640 MHz - - - - - - 90 mA max..  
< 24 MHz - - - - - - - - - - - - - - - - 25 mA max  
24.01 MHz ~ 96 MHz - - - - - - - - 65 mA max  
96.01 MHz ~ 800 MHz - - - - - - - 100 mA max..  
Current Consumption (15 pF load)  
Rise Time / Fall Time  
0.55 ns max. ( 20%80% of the PECL wave form )  
1.5 ns max. ( 20%80% of the PECL wave form )  
If non-standard please enter the desired stability  
Frequency Stability over  
± 25 ppm  
± 50 ppm  
± 100 ppm  
Operating Temperature Range  
after the " C " or " I "  
For example :  
Frequency Stability (1) Codes  
Commercial " C " ( -10°C to +70°C )  
A
D
B
E
C
F
" C20 " : ± 20 ppm over -10°C to +70°C ;  
" I20 " : ± 20 ppm over -40°C to +85°C  
Industrial " I " ( -40°C to +85°C )  
RL=50 to (VDD-2.0V). See test circuit below.  
10 m sec. ( max.)  
Load  
Start-up Time  
50% ± 5% ( measured at VDD -1.3V)  
Duty Cycle  
Aging at Ta = +25°C  
Control Voltage Center , Range  
± 3 ppm max. first year ; ± 2 ppm max. per year thereafter  
+ 1.65 V , Vcon =+0.3V to +3.0V  
±80 ppm ( min.) . Use " N " ( minimum ) , " M " ( maxiimum ) , " T " ( typical,±20% ) for the desired range .  
Example : " 100M " represents ±120ppm ( min.) .  
Frequency Deviation Range  
Linearity  
6% typical ; 10% max.  
Slope Polarity  
Modulation Bandwidth  
Input Impedance  
No Connection  
Positive : Positive voltage for positive frequency shift  
25 KHz min. ( -3dB , 0V Vcontrol 3.3V )  
60 Kmin.  
2 Mmin.  
Differential PECL and compliantary PECL outputs .  
Both outputs are disabled ( high impedance ) when pad No.2 is taken below 0.45*Vcc referenced to  
ground ( threshold ) Oscillator is always On . Only buffer stage is disabled .  
Disable  
Enable  
Tri - State Function.  
on pad No. 2  
Disable current : 50 uA max. ( at 0.0V ) , Disable time : 10 ns (max.)  
At disabled mode , both outputs are enabled when Tri-state pad is taken above 0.45*Vcc referenced to  
ground ( threshold ) ; Enable time : 10ns + one period of the output frequency (max.)  
Offset  
Frequency: 156.250 MHz  
-62 dBc / Hz  
Frequency: 155.520 MHz  
-60 dBc / Hz  
10 Hz  
Phase Noise :  
100 Hz  
1 KHz  
-92 dBc / Hz  
-90 dBc / Hz  
Tested with Vcontrol pin connected  
to ground ( typical )  
-120 dBc / Hz  
-132 dBc / Hz  
-128 dBc / Hz  
-140 dBc / Hz  
-150 dBc / Hz  
-115 dBc / Hz  
-125 dBc / Hz  
-119 dBc / Hz  
-120 dBc / Hz  
-140 dBc / Hz  
10 KHz  
100 KHz  
1 MHz  
10 MHz  
(1) Inclusive of 25ºC tolerance, operating temperature range, ±10% input voltage variation, load change, aging shock and vibration  
Mercury www .mercury-crystal.com  
Taiwan : Tel (886)-2-2406-2779 / sales-tw@mercury-crystal.com U.S.A: Tel: (1)-909-466-0427 / sales-us@mercury-crystal.com China: Tel: (86)-512-5763-8100 / sales-cn@mecxtal.com  

与3GPW64D-80N-0.750相关器件

型号 品牌 获取价格 描述 数据表
3GPW64-D-80N-60.000 EUROQUARTZ

获取价格

11.4 x 9.6 x 4.7mm 6 pad SMD VCXO
3GPW64-D-80T-60.000 EUROQUARTZ

获取价格

11.4 x 9.6 x 4.7mm 6 pad SMD VCXO
3GPW64-E-150M-FREQ EUROQUARTZ

获取价格

LVPECL Output Clock Oscillator, 0.75MHz Min, 800MHz Max, SMD, 6 PIN
3GPW64-E-150N-FREQ EUROQUARTZ

获取价格

LVPECL Output Clock Oscillator, 0.75MHz Min, 800MHz Max, SMD, 6 PIN
3GPW64-E-30M-FREQ EUROQUARTZ

获取价格

LVPECL Output Clock Oscillator, 0.75MHz Min, 800MHz Max, SMD, 6 PIN
3GPW64-E-30N-0.750 EUROQUARTZ

获取价格

Oscillator,
3GPW64-E-30N-800.000 EUROQUARTZ

获取价格

Oscillator,
3GPW64-E-30N-FREQ EUROQUARTZ

获取价格

LVPECL Output Clock Oscillator, 0.75MHz Min, 800MHz Max, SMD, 6 PIN
3GPW64-E-30T-FREQ EUROQUARTZ

获取价格

LVPECL Output Clock Oscillator, 0.75MHz Min, 800MHz Max, SMD, 6 PIN
3GPW64-E-80M-60.000 EUROQUARTZ

获取价格

11.4 x 9.6 x 4.7mm 6 pad SMD VCXO