5秒后页面跳转
3D7323G-8 PDF预览

3D7323G-8

更新时间: 2024-02-26 16:22:43
品牌 Logo 应用领域
DATADELAY 延迟线逻辑集成电路光电二极管
页数 文件大小 规格书
4页 257K
描述
MONOLITHIC TRIPLE FIXED DELAY LINE

3D7323G-8 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active零件包装代码:SOIC
包装说明:SOP,针数:14
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.62Is Samacsys:N
系列:7323输入频率最大值(fmax):41.6 MHz
JESD-30 代码:R-PDSO-G14长度:19.305 mm
逻辑集成电路类型:ACTIVE DELAY LINE功能数量:1
抽头/阶步数:3端子数量:14
最高工作温度:85 °C最低工作温度:-40 °C
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):NOT SPECIFIED
可编程延迟线:NO认证状态:Not Qualified
座面最大高度:4.59 mm最大供电电压 (Vsup):5.25 V
最小供电电压 (Vsup):4.75 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:GULL WING
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED总延迟标称(td):8 ns
宽度:6.35 mmBase Number Matches:1

3D7323G-8 数据手册

 浏览型号3D7323G-8的Datasheet PDF文件第2页浏览型号3D7323G-8的Datasheet PDF文件第3页浏览型号3D7323G-8的Datasheet PDF文件第4页 
3D7323  
MONOLITHIC TRIPLE  
FIXED DELAY LINE  
(SERIES 3D7323)  
FEATURES  
PACKAGES  
All-silicon, low-power CMOS technology  
TTL/CMOS compatible inputs and outputs  
Vapor phase, IR and wave solderable  
Auto-insertable (DIP pkg.)  
I1  
I2  
I3  
VDD  
O1  
O2  
I1  
N/C  
I2  
N/C  
I3  
VDD  
N/C  
O1  
N/C  
O2  
N/C  
O3  
1
2
3
4
8
7
6
5
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
GND  
O3  
Low ground bounce noise  
Leading- and trailing-edge accuracy  
Delay range: 6 through 6000ns  
Delay tolerance: 2% or 1.0ns  
3D7323M DIP  
3D7323H Gull-Wing  
N/C  
GND  
I1  
I2  
1
2
3
4
8
7
6
5
VDD  
O1  
8
Temperature stability: ±3% typ (-40C to 85C)  
Vdd stability: ±1% typical (4.75V to 5.25V)  
Minimum input pulse width: 20% of total  
delay  
I3  
O2  
3D7323 DIP  
GND  
O3  
3D7323G Gull-Wing  
3D7323K Unused pins  
removed  
3D7323Z SOIC  
(150 Mil)  
14-pin DIP available as drop-in replacement for  
hybrid delay lines  
For mechanical dimensions, click here.  
For package marking details, click here.  
FUNCTIONAL DESCRIPTION  
PIN DESCRIPTIONS  
The 3D7323 Triple Delay Line product family consists of fixed-delay  
CMOS integrated circuits. Each package contains three matched,  
independent delay lines. Delay values can range from 6ns through  
6000ns. The input is reproduced at the output without inversion,  
shifted in time as per the user-specified dash number. The 3D7323  
is TTL- and CMOS-compatible, capable of driving ten 74LS-type  
loads, and features both rising- and falling-edge accuracy.  
I1  
Delay Line 1 Input  
Delay Line 2 Input  
Delay Line 3 Input  
Delay Line 1 Output  
Delay Line 2 Output  
Delay Line 3 Output  
I2  
I3  
O1  
O2  
O3  
VDD +5 Volts  
GND Ground  
The all-CMOS 3D7323 integrated circuit has been designed as a  
reliable, economic alternative to hybrid TTL fixed delay lines. It is  
N/C  
No Connection  
offered in a standard 8-pin auto-insertable DIP and a space saving surface mount 8-pin SOIC.  
TABLE 1: PART NUMBER SPECIFICATIONS  
PART NUMBER  
DELAY  
PER LINE  
(ns)  
INPUT RESTRICTIONS  
DIP-8  
SOIC-8  
DIP-14  
3D7323  
3D7323G  
-6  
DIP-14  
Max Operating Absolute Max  
Min Operating  
Pulse Width  
Absolute Min  
Oper. P.W.  
3D7323M 3D7323Z  
3D7323H  
3D7323K  
Frequency  
Oper. Freq.  
-6  
-8  
-6  
-8  
-6  
-8  
55.5 MHz  
41.6 MHz  
33.3 MHz  
22.2 MHz  
16.7 MHz  
13.3 MHz  
11.1 MHz  
8.33 MHz  
6.67 MHz  
3.33 MHz  
1.67 MHz  
0.67 MHz  
0.33 MHz  
0.05 MHz  
125.0 MHz  
111.0 MHz  
100.0 MHz  
100.0 MHz  
100.0 MHz  
83.3 MHz  
71.4 MHz  
62.5 MHz  
50.0 MHz  
25.0 MHz  
12.5 MHz  
5.00 MHz  
2.50 MHz  
0.42 MHz  
9.0 ns  
4.0 ns  
4.5 ns  
6 ± 1.0  
8 ± 1.0  
-8  
12.0 ns  
15.0 ns  
-10  
-10  
-10  
-10  
5.0 ns  
10 ± 1.0  
15 ± 1.0  
20 ± 1.0  
25 ± 1.0  
30 ± 1.0  
40 ± 1.0  
50 ± 1.0  
100 ± 2.0  
200 ± 4.0  
500 ± 10.0  
1000 ± 20  
6000 ±120  
-15  
-15  
-15  
-15  
22.5 ns  
5.0 ns  
-20  
-20  
-20  
-20  
30.0 ns  
5.0 ns  
-25  
-25  
-25  
-25  
37.5 ns  
6.0 ns  
-30  
-30  
-30  
-30  
45.0 ns  
7.0 ns  
-40  
-40  
-40  
-40  
60.0 ns  
8.0 ns  
-50  
-50  
-50  
-50  
75.0 ns  
10.0 ns  
20.0 ns  
40.0 ns  
100.0 ns  
200.0 ns  
1200.0 ns  
-100  
-200  
-500  
-1000  
-6000  
-100  
-200  
-500  
-1000  
-6000  
-100  
-200  
-500  
-1000  
-6000  
-100  
-200  
-500  
-1000  
-6000  
150.0 ns  
300.0 ns  
750.0 ns  
1500.0 ns  
9000.0 ns  
NOTE: Any delay between 10 and 6000 ns not shown is also available.  
2006 Data Delay Devices  
Doc #06015  
5/10/2006  
DATA DELAY DEVICES, INC.  
3 Mt. Prospect Ave. Clifton, NJ 07013  
1

与3D7323G-8相关器件

型号 品牌 获取价格 描述 数据表
3D7323H-10 DATADELAY

获取价格

MONOLITHIC TRIPLE FIXED DELAY LINE
3D7323H-100 DATADELAY

获取价格

MONOLITHIC TRIPLE FIXED DELAY LINE
3D7323H-1000 DATADELAY

获取价格

MONOLITHIC TRIPLE FIXED DELAY LINE
3D7323H-15 DATADELAY

获取价格

MONOLITHIC TRIPLE FIXED DELAY LINE
3D7323H-20 DATADELAY

获取价格

MONOLITHIC TRIPLE FIXED DELAY LINE
3D7323H-200 DATADELAY

获取价格

MONOLITHIC TRIPLE FIXED DELAY LINE
3D7323H-25 DATADELAY

获取价格

MONOLITHIC TRIPLE FIXED DELAY LINE
3D7323H-30 DATADELAY

获取价格

MONOLITHIC TRIPLE FIXED DELAY LINE
3D7323H-40 DATADELAY

获取价格

MONOLITHIC TRIPLE FIXED DELAY LINE
3D7323H-50 DATADELAY

获取价格

MONOLITHIC TRIPLE FIXED DELAY LINE