5秒后页面跳转
捷配首页

Datasheet > 可编程逻辑 > 可编程逻辑器件> 10020EV8-4F
10020EV8-4F PDF预览

10020EV8-4F

更新时间： 2024-11-11 22:07:23
品牌 Logo 应用领域
恩智浦 - NXP 可编程逻辑输入元件时钟
页数 文件大小 规格书
17页 272K
描述
ECL programmable array logic

阅读下载

中文翻译

获取价格

10020EV8-4F 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：DIP包装说明：DIP, DIP24,.3
针数：24Reach Compliance Code：unknown
HTS代码：8542.39.00.01风险等级：5.92
Is Samacsys：N其他特性：8 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK; VARIABLE PRODUCT TERMS; POWER-UP RESET
架构：PAL-TYPE最大时钟频率：204 MHz
JESD-30 代码：R-GDIP-T24长度：31.955 mm
湿度敏感等级：1专用输入次数：11
I/O 线路数量：8输入次数：20
输出次数：8产品条款数：90
端子数量：24最高工作温度：85 °C
最低工作温度：组织：11 DEDICATED INPUTS, 8 I/O
输出函数：MACROCELL封装主体材料：CERAMIC, GLASS-SEALED
封装代码：DIP封装等效代码：DIP24,.3
封装形状：RECTANGULAR封装形式：IN-LINE
峰值回流温度（摄氏度）：225电源：-4.5 V
可编程逻辑类型：OT PLD传播延迟：4.7 ns
认证状态：Not Qualified座面最大高度：5.08 mm
子类别：Programmable Logic Devices表面贴装：NO
技术：ECL温度等级：OTHER
端子形式：THROUGH-HOLE端子节距：2.54 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：7.62 mmBase Number Matches：1

10020EV8-4F 数据手册

 浏览型号10020EV8-4F的Datasheet PDF文件第2页浏览型号10020EV8-4F的Datasheet PDF文件第3页浏览型号10020EV8-4F的Datasheet PDF文件第4页浏览型号10020EV8-4F的Datasheet PDF文件第5页浏览型号10020EV8-4F的Datasheet PDF文件第6页浏览型号10020EV8-4F的Datasheet PDF文件第7页 
Philips Semiconductors Programmable Logic Devices  
Product specification  
ECL programmable array logic  
10H20EV8/10020EV8  
The 10H20EV8/10020EV8 also features the  
ability to Preload the registers to any desired  
state during testing. The Preload is not  
affected by the pattern within the device, so  
can be performed at any step in the testing  
sequence. This permits full logical verification  
even after the device has been patterned.  
DESCRIPTION  
PIN CONFIGURATIONS  
The 10H20EV8/10020EV8 is an ultra  
F Package  
high-speed universal ECL PAL device.  
Combining versatile output macrocells with a  
standard AND/OR single programmable  
array, this device is ideal in implementing a  
user’s custom logic. The use of Philips  
Semiconductors state-of-the-art bipolar oxide  
isolation process enables the  
10H20EV8/10020EV8 to achieve optimum  
speed in any design. The SNAP design  
software package from Philips  
1
2
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
I
I
V
I
1
CC  
2
11  
3
CLK/I  
I
10  
12  
4
F
F
F
1
2
8
7
FEATURES  
5
F
• Ultra high speed ECL device  
6
V
V
F
CO1  
CO2  
– t = 4.5ns (max)  
PD  
7
F
3
6
5
Semiconductors simplifies design entry  
based upon Boolean or state equations.  
– t = 2.6ns (max)  
IS  
8
F
4
F
I
– t  
– f  
= 2.3ns (max)  
= 208MHz  
CKO  
MAX  
9
I
3
9
The 10H20EV8/10020EV8 is a two-level logic  
element comprised of 11 fixed inputs, an  
input pin that can either be used as a clock or  
12th input, 90 AND gates, and 8 Output Logic  
Macrocells. Each Output Macrocell can be  
individually configured as a dedicated input,  
dedicated output with polarity control, a  
bidirectional I/O, or as a registered output  
that has both output polarity control and  
feedback to the AND array. This gives the  
part the capability of having up to 20 inputs  
and eight outputs.  
10  
11  
12  
I
I
I
I
4
8
• Universal ECL Programmable Array Logic  
– 8 user programmable output macrocells  
– Up to 20 inputs and 8 outputs  
I
5
7
6
V
EE  
F = Ceramic DIP (300mil-wide)  
– Individual user programmable output  
polarity  
• Variable product term distribution allows  
A Package  
increased design capability  
NC  
1
CLK/I  
I
I
V
I
I
12  
2
1
CC 11 10  
28 27 26  
• Asynchronous Preset and Reset capability  
• 10KH and 100K options  
4
3
2
5
6
25  
24  
23  
22  
21  
20  
19  
F
F
F
F
The 10H20EV8/10020EV8 has a variable  
number of product terms that can be OR’d  
per output. Four of the outputs have 12 AND  
terms available and the other four have 8  
terms per output. This allows the designer the  
extra flexibility to implement those functions  
that he couldn’t in a standard PAL device.  
Asynchronous Preset and Reset product  
terms are also included for system design  
ease. Each output has a separate output  
enable product term. Another feature added  
for the system designer is a power-up Reset  
on all registered outputs.  
1
2
8
7
• Power-up Reset and Preload function to  
enhance state machine design and testing  
7
V
V
CO2  
CO1  
NC  
NC  
8
• Design support provided via SNAP and  
other CAD tools  
9
F
3
F
6
• Security fuse for preventing design  
10  
11  
F
4
F
5
duplication  
I
I
3
9
• Available in 24-Pin 300mil-wide DIP and  
12 13 14 15 16 17 18  
NC  
28-Pin PLCC.  
I
I
I
I
I
8
V
4
5
6
7
EE  
A = Plastic Leaded Chip Carrier  
ORDERING INFORMATION  
DESCRIPTION  
ORDER CODE  
DRAWING NUMBER  
10H20EV8–4F  
10020EV8–4F  
24-Pin Ceramic Dual In-Line (300mil-wide)  
28-Pin Plastic Leaded Chip Carrier  
0586B  
10H20EV8–4A  
10020EV8–4A  
0401F  
PAL is a registered trademark of Monolithic Memories, Inc., a wholly owned subsidiary of Advanced Micro Devices, Inc.  
113  
October 22, 1993  
853–1423 11164  
1234567...17

中文翻译

下载PDF

与10020EV8-4F相关器件

型号 品牌 获取价格 描述 数据表
10020EV8-6A ETC

获取价格

 		Fuse-Programmable PLD
10020EV8-6A-T YAGEO

获取价格

 		OT PLD, 6ns, ECL, PQCC28
10020EV8-6F PHILIPS

获取价格

 		OT PLD, 6ns, PAL-Type, ECL100K, CDIP24
10-02-1022 MOLEX

获取价格

 		5.08mm (.200") Pitch KK® PC Board Connector,
10-02-1032 MOLEX

获取价格

 		5.08mm (.200") Pitch KK® PC Board Connector,
10-02-1042 MOLEX

获取价格

 		5.08mm (.200") Pitch KK® PC Board Connector,
10-02-1052 MOLEX

获取价格

 		5.08mm (.200") Pitch KK® PC Board Connector,
10-02-1062 MOLEX

获取价格

 		5.08mm (.200") Pitch KK® PC Board Connector,
10-02-1072 MOLEX

获取价格

 		5.08mm (.200") Pitch KK® PC Board Connector,
10-02-1082 MOLEX

获取价格

 		5.08mm (.200") Pitch KK® PC Board Connector,

与10020EV8-4F相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证